Home
last modified time | relevance | path

Searched refs:CCGR4 (Results 1 – 15 of 15) sorted by relevance

/hal_nxp-3.6.0/imx/drivers/
Dccm_imx6sx.h597 …ccmCcgrGatePcieRoot = CCM_TUPLE(CCGR4, CCM_CCGR4_CG0_SHIFT, CCM_CCGR4_CG0_MASK), /*!< …
598 …ccmCcgrGateQspi2Clk = CCM_TUPLE(CCGR4, CCM_CCGR4_CG5_SHIFT, CCM_CCGR4_CG5_MASK), /*!< …
599 …ccmCcgrGatePl301Mx6qper1Bch = CCM_TUPLE(CCGR4, CCM_CCGR4_CG6_SHIFT, CCM_CCGR4_CG6_MASK), /*!< …
600 …ccmCcgrGatePl301Mx6qper2Main = CCM_TUPLE(CCGR4, CCM_CCGR4_CG7_SHIFT, CCM_CCGR4_CG7_MASK), /*!< …
601 …ccmCcgrGatePwm1Clk = CCM_TUPLE(CCGR4, CCM_CCGR4_CG8_SHIFT, CCM_CCGR4_CG8_MASK), /*!< …
602 …ccmCcgrGatePwm2Clk = CCM_TUPLE(CCGR4, CCM_CCGR4_CG9_SHIFT, CCM_CCGR4_CG9_MASK), /*!< …
603 …ccmCcgrGatePwm3Clk = CCM_TUPLE(CCGR4, CCM_CCGR4_CG10_SHIFT, CCM_CCGR4_CG10_MASK), /*!< …
604 …ccmCcgrGatePwm4Clk = CCM_TUPLE(CCGR4, CCM_CCGR4_CG11_SHIFT, CCM_CCGR4_CG11_MASK), /*!< …
605 …ccmCcgrGateRawnandUBchInptApb = CCM_TUPLE(CCGR4, CCM_CCGR4_CG12_SHIFT, CCM_CCGR4_CG12_MASK), /*!< …
606 …ccmCcgrGateRawnandUGpmiBch = CCM_TUPLE(CCGR4, CCM_CCGR4_CG13_SHIFT, CCM_CCGR4_CG13_MASK), /*!< …
[all …]
/hal_nxp-3.6.0/mcux/mcux-sdk/middleware/issdk/boardkit/evk-mimxrt1050/
Dclock_config.c42 CCM->CCGR4 = 0x0000FF3CU; in BOARD_BootClockGate()
/hal_nxp-3.6.0/mcux/mcux-sdk/middleware/issdk/boardkit/evkb-imxrt1050/
Dclock_config.c42 CCM->CCGR4 = 0x0000FF3CU; in BOARD_BootClockGate()
/hal_nxp-3.6.0/imx/devices/MCIMX6X/
DMCIMX6X_M4.h4508 …__IO uint32_t CCGR4; /**< CCM Clock Gating Register 4, offset: 0… member
4552 #define CCM_CCGR4_REG(base) ((base)->CCGR4)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT1011/
DMIMXRT1011.h3152 __IO uint32_t CCGR4; /**< CCM Clock Gating Register 4, offset: 0x78 */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT1015/
DMIMXRT1015.h3732 __IO uint32_t CCGR4; /**< CCM Clock Gating Register 4, offset: 0x78 */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT1024/
DMIMXRT1024.h4827 __IO uint32_t CCGR4; /**< CCM Clock Gating Register 4, offset: 0x78 */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT1021/
DMIMXRT1021.h4843 __IO uint32_t CCGR4; /**< CCM Clock Gating Register 4, offset: 0x78 */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT1051/
DMIMXRT1051.h5094 __IO uint32_t CCGR4; /**< CCM Clock Gating Register 4, offset: 0x78 */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT1041/
DMIMXRT1041.h6459 __IO uint32_t CCGR4; /**< CCM Clock Gating Register 4, offset: 0x78 */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT1042/
DMIMXRT1042.h6461 __IO uint32_t CCGR4; /**< CCM Clock Gating Register 4, offset: 0x78 */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT1052/
DMIMXRT1052.h5097 __IO uint32_t CCGR4; /**< CCM Clock Gating Register 4, offset: 0x78 */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT1061/
DMIMXRT1061.h6537 __IO uint32_t CCGR4; /**< CCM Clock Gating Register 4, offset: 0x78 */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT1062/
DMIMXRT1062.h6541 __IO uint32_t CCGR4; /**< CCM Clock Gating Register 4, offset: 0x78 */ member
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT1064/
DMIMXRT1064.h6615 __IO uint32_t CCGR4; /**< CCM Clock Gating Register 4, offset: 0x78 */ member