Home
last modified time | relevance | path

Searched refs:dataSetupLate (Results 1 – 22 of 22) sorted by relevance

/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1175/drivers/cm7/
Dfsl_cache.c220 data = L2CACHEC_REG1_DATA_RAM_CONTROL_SL(config->lateConfig->dataSetupLate) | in L2CACHE_Init()
221 L2CACHEC_REG1_DATA_RAM_CONTROL_SL(config->lateConfig->dataSetupLate) | in L2CACHE_Init()
Dfsl_cache.h93 l2cache_latency_t dataSetupLate; /*!< Data setup latency. */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1176/drivers/cm7/
Dfsl_cache.c220 data = L2CACHEC_REG1_DATA_RAM_CONTROL_SL(config->lateConfig->dataSetupLate) | in L2CACHE_Init()
221 L2CACHEC_REG1_DATA_RAM_CONTROL_SL(config->lateConfig->dataSetupLate) | in L2CACHE_Init()
Dfsl_cache.h93 l2cache_latency_t dataSetupLate; /*!< Data setup latency. */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMX8ML6/drivers/
Dfsl_cache.c220 data = L2CACHEC_REG1_DATA_RAM_CONTROL_SL(config->lateConfig->dataSetupLate) | in L2CACHE_Init()
221 L2CACHEC_REG1_DATA_RAM_CONTROL_SL(config->lateConfig->dataSetupLate) | in L2CACHE_Init()
Dfsl_cache.h93 l2cache_latency_t dataSetupLate; /*!< Data setup latency. */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1173/drivers/cm7/
Dfsl_cache.c220 data = L2CACHEC_REG1_DATA_RAM_CONTROL_SL(config->lateConfig->dataSetupLate) | in L2CACHE_Init()
221 L2CACHEC_REG1_DATA_RAM_CONTROL_SL(config->lateConfig->dataSetupLate) | in L2CACHE_Init()
Dfsl_cache.h93 l2cache_latency_t dataSetupLate; /*!< Data setup latency. */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/drivers/cache/armv7-m7/
Dfsl_cache.c220 data = L2CACHEC_REG1_DATA_RAM_CONTROL_SL(config->lateConfig->dataSetupLate) | in L2CACHE_Init()
221 L2CACHEC_REG1_DATA_RAM_CONTROL_SL(config->lateConfig->dataSetupLate) | in L2CACHE_Init()
Dfsl_cache.h93 l2cache_latency_t dataSetupLate; /*!< Data setup latency. */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1166/drivers/cm7/
Dfsl_cache.c220 data = L2CACHEC_REG1_DATA_RAM_CONTROL_SL(config->lateConfig->dataSetupLate) | in L2CACHE_Init()
221 L2CACHEC_REG1_DATA_RAM_CONTROL_SL(config->lateConfig->dataSetupLate) | in L2CACHE_Init()
Dfsl_cache.h93 l2cache_latency_t dataSetupLate; /*!< Data setup latency. */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1165/drivers/cm7/
Dfsl_cache.c220 data = L2CACHEC_REG1_DATA_RAM_CONTROL_SL(config->lateConfig->dataSetupLate) | in L2CACHE_Init()
221 L2CACHEC_REG1_DATA_RAM_CONTROL_SL(config->lateConfig->dataSetupLate) | in L2CACHE_Init()
Dfsl_cache.h93 l2cache_latency_t dataSetupLate; /*!< Data setup latency. */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1171/drivers/cm7/
Dfsl_cache.c220 data = L2CACHEC_REG1_DATA_RAM_CONTROL_SL(config->lateConfig->dataSetupLate) | in L2CACHE_Init()
221 L2CACHEC_REG1_DATA_RAM_CONTROL_SL(config->lateConfig->dataSetupLate) | in L2CACHE_Init()
Dfsl_cache.h93 l2cache_latency_t dataSetupLate; /*!< Data setup latency. */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1172/drivers/cm7/
Dfsl_cache.c220 data = L2CACHEC_REG1_DATA_RAM_CONTROL_SL(config->lateConfig->dataSetupLate) | in L2CACHE_Init()
221 L2CACHEC_REG1_DATA_RAM_CONTROL_SL(config->lateConfig->dataSetupLate) | in L2CACHE_Init()
Dfsl_cache.h93 l2cache_latency_t dataSetupLate; /*!< Data setup latency. */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMX8ML4/drivers/
Dfsl_cache.c220 data = L2CACHEC_REG1_DATA_RAM_CONTROL_SL(config->lateConfig->dataSetupLate) | in L2CACHE_Init()
221 L2CACHEC_REG1_DATA_RAM_CONTROL_SL(config->lateConfig->dataSetupLate) | in L2CACHE_Init()
Dfsl_cache.h93 l2cache_latency_t dataSetupLate; /*!< Data setup latency. */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMX8ML3/drivers/
Dfsl_cache.c220 data = L2CACHEC_REG1_DATA_RAM_CONTROL_SL(config->lateConfig->dataSetupLate) | in L2CACHE_Init()
221 L2CACHEC_REG1_DATA_RAM_CONTROL_SL(config->lateConfig->dataSetupLate) | in L2CACHE_Init()
Dfsl_cache.h93 l2cache_latency_t dataSetupLate; /*!< Data setup latency. */ member