Home
last modified time | relevance | path

Searched refs:SIUL5PCTL (Results 1 – 2 of 2) sorted by relevance

/hal_nxp-3.5.0/s32/drivers/s32ze/BaseNXP/header/
DS32Z2_GPR5_PCTL.h79 …__IO uint32_t SIUL5PCTL; /**< SIUL2_5 Clock Control Enable, offset: 0x18 */ member
/hal_nxp-3.5.0/s32/drivers/s32ze/Mcu/src/
DClock_Ip_Frequency.c3901 …Frequency &= Clock_Ip_u32EnableGate[((IP_GPR5_PCTL->SIUL5PCTL & GPR5_PCTL_SIUL5PCTL_PCTL_MASK) >> … in Clock_Ip_Get_SIUL2_5_CLK_Frequency()