Home
last modified time | relevance | path

Searched refs:SIPI0PCTL (Results 1 – 2 of 2) sorted by relevance

/hal_nxp-3.5.0/s32/drivers/s32ze/BaseNXP/header/
DS32Z2_GPR1_PCTL.h81 __IO uint32_t SIPI0PCTL; /**< SIPI_0 Clock Control Enable, offset: 0x20 */ member
/hal_nxp-3.5.0/s32/drivers/s32ze/Mcu/src/
DClock_Ip_Frequency.c3856 …Frequency &= Clock_Ip_u32EnableGate[((IP_GPR1_PCTL->SIPI0PCTL & GPR1_PCTL_SIPI0PCTL_PCTL_MASK) >> … in Clock_Ip_Get_SIPI0_CLK_Frequency()