Home
last modified time | relevance | path

Searched refs:PLL_PLLODIV_DE_SHIFT (Results 1 – 2 of 2) sorted by relevance

/hal_nxp-3.5.0/s32/drivers/s32k3/BaseNXP/header/
DS32K344_PLL.h217 #define PLL_PLLODIV_DE_SHIFT (31U) macro
219 …ODIV_DE(x) (((uint32_t)(((uint32_t)(x)) << PLL_PLLODIV_DE_SHIFT)) & PLL_PLL…
/hal_nxp-3.5.0/s32/drivers/s32k3/Mcu/src/
DClock_Ip_Frequency.c1850 …au32EnableDivider[((IP_PLL->PLLODIV[0U] & PLL_PLLODIV_DE_MASK) >> PLL_PLLODIV_DE_SHIFT)]; … in Clock_Ip_Get_PLL_PHI0_Frequency()
1857 …au32EnableDivider[((IP_PLL->PLLODIV[1U] & PLL_PLLODIV_DE_MASK) >> PLL_PLLODIV_DE_SHIFT)]; … in Clock_Ip_Get_PLL_PHI1_Frequency()
1865 …EnableDivider[((IP_PLL_AUX->PLLODIV[0U] & PLL_PLLODIV_DE_MASK) >> PLL_PLLODIV_DE_SHIFT)]; … in Clock_Ip_Get_PLLAUX_PHI0_Frequency()
1874 …EnableDivider[((IP_PLL_AUX->PLLODIV[1U] & PLL_PLLODIV_DE_MASK) >> PLL_PLLODIV_DE_SHIFT)]; … in Clock_Ip_Get_PLLAUX_PHI1_Frequency()
1883 …EnableDivider[((IP_PLL_AUX->PLLODIV[2U] & PLL_PLLODIV_DE_MASK) >> PLL_PLLODIV_DE_SHIFT)]; … in Clock_Ip_Get_PLLAUX_PHI2_Frequency()