Home
last modified time | relevance | path

Searched refs:MUX_5_DC_2 (Results 1 – 2 of 2) sorted by relevance

/hal_nxp-3.5.0/s32/drivers/s32ze/BaseNXP/header/
DS32Z2_MC_CGM.h130 …__IO uint32_t MUX_5_DC_2; /**< Clock Mux 5 Divider 2 Control Register, offs… member
/hal_nxp-3.5.0/s32/drivers/s32ze/Mcu/src/
DClock_Ip_Frequency.c3656 …Frequency &= Clock_Ip_au32EnableDivider[((IP_MC_CGM_5->MUX_5_DC_2 & MC_CGM_MUX_5_DC_2_DE_MASK) >> … in Clock_Ip_Get_P5_CANXL_CHI_CLK_Frequency()
3657 …Frequency /= (((IP_MC_CGM_5->MUX_5_DC_2 & MC_CGM_MUX_5_DC_2_DIV_MASK) >> MC_CGM_MUX_5_DC_2_DIV_SHI… in Clock_Ip_Get_P5_CANXL_CHI_CLK_Frequency()