Searched refs:MUX_3_DC_6 (Results 1 – 2 of 2) sorted by relevance
3131 …Frequency &= Clock_Ip_au32EnableDivider[((IP_MC_CGM_0->MUX_3_DC_6 & MC_CGM_MUX_3_DC_6_DE_MASK) >> … in Clock_Ip_Get_P0_PSI5_S_WDOG2_CLK_Frequency()3132 …Frequency /= (((IP_MC_CGM_0->MUX_3_DC_6 & MC_CGM_MUX_3_DC_6_DIV_MASK) >> MC_CGM_MUX_3_DC_6_DIV_SHI… in Clock_Ip_Get_P0_PSI5_S_WDOG2_CLK_Frequency()3532 …Frequency &= Clock_Ip_au32EnableDivider[((IP_MC_CGM_4->MUX_3_DC_6 & MC_CGM_MUX_3_DC_6_DE_MASK) >> … in Clock_Ip_Get_P4_PSI5_S_WDOG2_CLK_Frequency()3533 …Frequency /= (((IP_MC_CGM_4->MUX_3_DC_6 & MC_CGM_MUX_3_DC_6_DIV_MASK) >> MC_CGM_MUX_3_DC_6_DIV_SHI… in Clock_Ip_Get_P4_PSI5_S_WDOG2_CLK_Frequency()
117 …__IO uint32_t MUX_3_DC_6; /**< Clock Mux 3 Divider 6 Control Register, offs… member