Searched refs:MUX_3_DC_4 (Results 1 – 2 of 2) sorted by relevance
3109 …Frequency &= Clock_Ip_au32EnableDivider[((IP_MC_CGM_0->MUX_3_DC_4 & MC_CGM_MUX_3_DC_4_DE_MASK) >> … in Clock_Ip_Get_P0_PSI5_S_WDOG0_CLK_Frequency()3110 …Frequency /= (((IP_MC_CGM_0->MUX_3_DC_4 & MC_CGM_MUX_3_DC_4_DIV_MASK) >> MC_CGM_MUX_3_DC_4_DIV_SHI… in Clock_Ip_Get_P0_PSI5_S_WDOG0_CLK_Frequency()3510 …Frequency &= Clock_Ip_au32EnableDivider[((IP_MC_CGM_4->MUX_3_DC_4 & MC_CGM_MUX_3_DC_4_DE_MASK) >> … in Clock_Ip_Get_P4_PSI5_S_WDOG0_CLK_Frequency()3511 …Frequency /= (((IP_MC_CGM_4->MUX_3_DC_4 & MC_CGM_MUX_3_DC_4_DIV_MASK) >> MC_CGM_MUX_3_DC_4_DIV_SHI… in Clock_Ip_Get_P4_PSI5_S_WDOG0_CLK_Frequency()
115 …__IO uint32_t MUX_3_DC_4; /**< Clock Mux 3 Divider 4 Control Register, offs… member