Searched refs:MUX_3_DC_2 (Results 1 – 2 of 2) sorted by relevance
3077 …Frequency &= Clock_Ip_au32EnableDivider[((IP_MC_CGM_0->MUX_3_DC_2 & MC_CGM_MUX_3_DC_2_DE_MASK) >> … in Clock_Ip_Get_P0_PSI5_S_TRIG2_CLK_Frequency()3078 …Frequency /= (((IP_MC_CGM_0->MUX_3_DC_2 & MC_CGM_MUX_3_DC_2_DIV_MASK) >> MC_CGM_MUX_3_DC_2_DIV_SHI… in Clock_Ip_Get_P0_PSI5_S_TRIG2_CLK_Frequency()3478 …Frequency &= Clock_Ip_au32EnableDivider[((IP_MC_CGM_4->MUX_3_DC_2 & MC_CGM_MUX_3_DC_2_DE_MASK) >> … in Clock_Ip_Get_P4_PSI5_S_TRIG2_CLK_Frequency()3479 …Frequency /= (((IP_MC_CGM_4->MUX_3_DC_2 & MC_CGM_MUX_3_DC_2_DIV_MASK) >> MC_CGM_MUX_3_DC_2_DIV_SHI… in Clock_Ip_Get_P4_PSI5_S_TRIG2_CLK_Frequency()
113 …__IO uint32_t MUX_3_DC_2; /**< Clock Mux 3 Divider 2 Control Register, offs… member