Searched refs:IP_MC_CGM_1 (Results 1 – 3 of 3) sorted by relevance
/hal_nxp-3.5.0/s32/drivers/s32ze/Mcu/src/ |
D | Clock_Ip_Frequency.c | 1735 …Frequency = Clock_Ip_apfFreqTableClkSrc[((IP_MC_CGM_1->MUX_4_CSS & MC_CGM_MUX_4_CSS_SELSTAT_MASK)… in Clock_Ip_Get_P1_LIN_BAUD_CLK_Frequency() 1736 …Frequency &= Clock_Ip_au32EnableDivider[((IP_MC_CGM_1->MUX_4_DC_0 & MC_CGM_MUX_4_DC_0_DE_MASK) >> … in Clock_Ip_Get_P1_LIN_BAUD_CLK_Frequency() 1737 …Frequency /= (((IP_MC_CGM_1->MUX_4_DC_0 & MC_CGM_MUX_4_DC_0_DIV_MASK) >> MC_CGM_MUX_4_DC_0_DIV_SHI… in Clock_Ip_Get_P1_LIN_BAUD_CLK_Frequency() 1744 …Frequency = Clock_Ip_apfFreqTableClkSrc[((IP_MC_CGM_1->MUX_4_CSS & MC_CGM_MUX_4_CSS_SELSTAT_MASK)… in Clock_Ip_Get_LIN3_CLK_Frequency() 1745 …Frequency &= Clock_Ip_au32EnableDivider[((IP_MC_CGM_1->MUX_4_DC_0 & MC_CGM_MUX_4_DC_0_DE_MASK) >> … in Clock_Ip_Get_LIN3_CLK_Frequency() 1746 …Frequency /= (((IP_MC_CGM_1->MUX_4_DC_0 & MC_CGM_MUX_4_DC_0_DIV_MASK) >> MC_CGM_MUX_4_DC_0_DIV_SHI… in Clock_Ip_Get_LIN3_CLK_Frequency() 1754 …Frequency = Clock_Ip_apfFreqTableClkSrc[((IP_MC_CGM_1->MUX_4_CSS & MC_CGM_MUX_4_CSS_SELSTAT_MASK)… in Clock_Ip_Get_LIN4_CLK_Frequency() 1755 …Frequency &= Clock_Ip_au32EnableDivider[((IP_MC_CGM_1->MUX_4_DC_0 & MC_CGM_MUX_4_DC_0_DE_MASK) >> … in Clock_Ip_Get_LIN4_CLK_Frequency() 1756 …Frequency /= (((IP_MC_CGM_1->MUX_4_DC_0 & MC_CGM_MUX_4_DC_0_DIV_MASK) >> MC_CGM_MUX_4_DC_0_DIV_SHI… in Clock_Ip_Get_LIN4_CLK_Frequency() 1764 …Frequency = Clock_Ip_apfFreqTableClkSrc[((IP_MC_CGM_1->MUX_4_CSS & MC_CGM_MUX_4_CSS_SELSTAT_MASK)… in Clock_Ip_Get_LIN5_CLK_Frequency() [all …]
|
D | Clock_Ip_Data.c | 2635 (Clock_Ip_CgmMuxType*)(&IP_MC_CGM_1->MUX_0_CSC), 2636 (Clock_Ip_CgmMuxType*)(&IP_MC_CGM_1->MUX_1_CSC), 2637 (Clock_Ip_CgmMuxType*)(&IP_MC_CGM_1->MUX_2_CSC), 2638 (Clock_Ip_CgmMuxType*)(&IP_MC_CGM_1->MUX_3_CSC), 2639 (Clock_Ip_CgmMuxType*)(&IP_MC_CGM_1->MUX_4_CSC), 2640 (Clock_Ip_CgmMuxType*)(&IP_MC_CGM_1->MUX_5_CSC), 2641 (Clock_Ip_CgmMuxType*)(&IP_MC_CGM_1->MUX_6_CSC), 2642 (Clock_Ip_CgmMuxType*)(&IP_MC_CGM_1->MUX_7_CSC), 2643 (Clock_Ip_CgmMuxType*)(&IP_MC_CGM_1->MUX_8_CSC), 2644 (Clock_Ip_CgmMuxType*)(&IP_MC_CGM_1->MUX_9_CSC), [all …]
|
/hal_nxp-3.5.0/s32/drivers/s32ze/BaseNXP/header/ |
D | S32Z2_MC_CGM.h | 197 #define IP_MC_CGM_1 ((MC_CGM_Type *)IP_MC_CGM_1_BASE) macro 221 #define IP_MC_CGM_BASE_PTRS { IP_MC_CGM_0, IP_MC_CGM_1, IP_MC_CGM_2, IP_MC_CGM…
|