Home
last modified time | relevance | path

Searched refs:GPR3_PCTL_EDMACEPCTL_PCTL_MASK (Results 1 – 3 of 3) sorted by relevance

/hal_nxp-3.5.0/s32/drivers/s32ze/BaseNXP/header/
DS32Z2_GPR3_PCTL.h143 #define GPR3_PCTL_EDMACEPCTL_PCTL_MASK (0x1U) macro
146 …(((uint32_t)(((uint32_t)(x)) << GPR3_PCTL_EDMACEPCTL_PCTL_SHIFT)) & GPR3_PCTL_EDMACEPCTL_PCTL_MASK)
/hal_nxp-3.5.0/s32/drivers/s32ze/Mcu/include/
DClock_Ip_Specific.h198 #define GPR_PCTL_MASK GPR3_PCTL_EDMACEPCTL_PCTL_MASK
/hal_nxp-3.5.0/s32/drivers/s32ze/Mcu/src/
DClock_Ip_Frequency.c2557 …Frequency &= Clock_Ip_u32EnableGate[((IP_GPR3_PCTL->EDMACEPCTL & GPR3_PCTL_EDMACEPCTL_PCTL_MASK) >… in Clock_Ip_Get_CE_EDMA_CLK_Frequency()