Home
last modified time | relevance | path

Searched refs:GPR1_PCTL_EDMA1PCTL_PCTL_3_MASK (Results 1 – 2 of 2) sorted by relevance

/hal_nxp-3.5.0/s32/drivers/s32ze/BaseNXP/header/
DS32Z2_GPR1_PCTL.h139 #define GPR1_PCTL_EDMA1PCTL_PCTL_3_MASK (0x8U) macro
142 …(uint32_t)(((uint32_t)(x)) << GPR1_PCTL_EDMA1PCTL_PCTL_3_SHIFT)) & GPR1_PCTL_EDMA1PCTL_PCTL_3_MASK)
/hal_nxp-3.5.0/s32/drivers/s32ze/Mcu/src/
DClock_Ip_Frequency.c3706 …Frequency &= Clock_Ip_u32EnableGate[((IP_GPR1_PCTL->EDMA1PCTL & GPR1_PCTL_EDMA1PCTL_PCTL_3_MASK) >… in Clock_Ip_Get_PIT1_CLK_Frequency()