Home
last modified time | relevance | path

Searched refs:GPR0_PCTL_SIUL0PCTL_PCTL_MASK (Results 1 – 2 of 2) sorted by relevance

/hal_nxp-3.5.0/s32/drivers/s32ze/BaseNXP/header/
DS32Z2_GPR0_PCTL.h271 #define GPR0_PCTL_SIUL0PCTL_PCTL_MASK (0x1U) macro
274 … (((uint32_t)(((uint32_t)(x)) << GPR0_PCTL_SIUL0PCTL_PCTL_SHIFT)) & GPR0_PCTL_SIUL0PCTL_PCTL_MASK)
/hal_nxp-3.5.0/s32/drivers/s32ze/Mcu/src/
DClock_Ip_Frequency.c3874 …Frequency &= Clock_Ip_u32EnableGate[((IP_GPR0_PCTL->SIUL0PCTL & GPR0_PCTL_SIUL0PCTL_PCTL_MASK) >> … in Clock_Ip_Get_SIUL2_0_CLK_Frequency()