Home
last modified time | relevance | path

Searched refs:GPR0_PCTL_EDMA0PCTL_PCTL_0_MASK (Results 1 – 2 of 2) sorted by relevance

/hal_nxp-3.5.0/s32/drivers/s32ze/BaseNXP/header/
DS32Z2_GPR0_PCTL.h157 #define GPR0_PCTL_EDMA0PCTL_PCTL_0_MASK (0x1U) macro
160 …(uint32_t)(((uint32_t)(x)) << GPR0_PCTL_EDMA0PCTL_PCTL_0_SHIFT)) & GPR0_PCTL_EDMA0PCTL_PCTL_0_MASK)
/hal_nxp-3.5.0/s32/drivers/s32ze/Mcu/src/
DClock_Ip_Frequency.c2566 …Frequency &= Clock_Ip_u32EnableGate[((IP_GPR0_PCTL->EDMA0PCTL & GPR0_PCTL_EDMA0PCTL_PCTL_0_MASK) >… in Clock_Ip_Get_EDMA0_CLK_Frequency()