Home
last modified time | relevance | path

Searched refs:EDMA1PCTL (Results 1 – 2 of 2) sorted by relevance

/hal_nxp-3.5.0/s32/drivers/s32ze/BaseNXP/header/
DS32Z2_GPR1_PCTL.h74 __IO uint32_t EDMA1PCTL; /**< eDMA_1 Clock Control Enable, offset: 0x4 */ member
/hal_nxp-3.5.0/s32/drivers/s32ze/Mcu/src/
DClock_Ip_Frequency.c2400 …Frequency &= Clock_Ip_u32EnableGate[((IP_GPR1_PCTL->EDMA1PCTL & GPR1_PCTL_EDMA1PCTL_PCTL_1_MASK) >… in Clock_Ip_Get_DMACRC1_CLK_Frequency()
2441 …Frequency &= Clock_Ip_u32EnableGate[((IP_GPR1_PCTL->EDMA1PCTL & GPR1_PCTL_EDMA1PCTL_PCTL_2_MASK) >… in Clock_Ip_Get_DMAMUX1_CLK_Frequency()
2575 …Frequency &= Clock_Ip_u32EnableGate[((IP_GPR1_PCTL->EDMA1PCTL & GPR1_PCTL_EDMA1PCTL_PCTL_0_MASK) >… in Clock_Ip_Get_EDMA1_CLK_Frequency()
3706 …Frequency &= Clock_Ip_u32EnableGate[((IP_GPR1_PCTL->EDMA1PCTL & GPR1_PCTL_EDMA1PCTL_PCTL_3_MASK) >… in Clock_Ip_Get_PIT1_CLK_Frequency()