Home
last modified time | relevance | path

Searched refs:DMA0_TRIG5_PIO0_24 (Results 1 – 9 of 9) sorted by relevance

/hal_nxp-3.5.0/dts/nxp/lpc/
DLPC51U68JBD48-pinctrl.h701 #define DMA0_TRIG5_PIO0_24 IOCON_MUX(24, IOCON_TYPE_D, 0) /* PIO0_24 */ macro
DLPC54114J256UK49-pinctrl.h796 #define DMA0_TRIG5_PIO0_24 IOCON_MUX(24, IOCON_TYPE_D, 0) /* PIO0_24 */ macro
DLPC51U68JBD64-pinctrl.h760 #define DMA0_TRIG5_PIO0_24 IOCON_MUX(24, IOCON_TYPE_D, 0) /* PIO0_24 */ macro
DLPC54114J256BD64-pinctrl.h864 #define DMA0_TRIG5_PIO0_24 IOCON_MUX(24, IOCON_TYPE_D, 0) /* PIO0_24 */ macro
/hal_nxp-3.5.0/dts/nxp/nxp_imx/rt/
DMIMXRT685SFAWBR-pinctrl.h2014 #define DMA0_TRIG5_PIO0_24 IOPCTL_MUX(24, 0) /* PIO0_24 */ macro
DMIMXRT595SFAWC-pinctrl.h2417 #define DMA0_TRIG5_PIO0_24 IOPCTL_MUX(24, 0) /* PIO0_24 */ macro
DMIMXRT595SFFOC-pinctrl.h2419 #define DMA0_TRIG5_PIO0_24 IOPCTL_MUX(24, 0) /* PIO0_24 */ macro
DMIMXRT685SFFOB-pinctrl.h2209 #define DMA0_TRIG5_PIO0_24 IOPCTL_MUX(24, 0) /* PIO0_24 */ macro
DMIMXRT685SFVKB-pinctrl.h2209 #define DMA0_TRIG5_PIO0_24 IOPCTL_MUX(24, 0) /* PIO0_24 */ macro