Home
last modified time | relevance | path

Searched refs:DE (Results 1 – 25 of 68) sorted by relevance

123

/hal_nxp-3.5.0/mcux/mcux-sdk/drivers/lpadc/
Dfsl_lpadc.h748 base->DE |= ADC_DE_FWMDE0_MASK; in LPADC_EnableFIFO0WatermarkDMA()
752 base->DE &= ~ADC_DE_FWMDE0_MASK; in LPADC_EnableFIFO0WatermarkDMA()
766 base->DE |= ADC_DE_FWMDE1_MASK; in LPADC_EnableFIFO1WatermarkDMA()
770 base->DE &= ~ADC_DE_FWMDE1_MASK; in LPADC_EnableFIFO1WatermarkDMA()
784 base->DE |= ADC_DE_FWMDE_MASK; in LPADC_EnableFIFOWatermarkDMA()
788 base->DE &= ~ADC_DE_FWMDE_MASK; in LPADC_EnableFIFOWatermarkDMA()
/hal_nxp-3.5.0/mcux/mcux-sdk/drivers/llwu/
Dfsl_llwu.h262 base->DE |= LLWU_REG_VAL(1UL << moduleIndex); in LLWU_EnableInternalModuleDmaRequestWakup()
266 base->DE &= LLWU_REG_VAL(~(1UL << moduleIndex)); in LLWU_EnableInternalModuleDmaRequestWakup()
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/K32L3A60/
DK32L3A60_cm0plus.h624 __IO uint32_t DE; /**< DMA Enable Register, offset: 0x1C */ member
7148 …__IO uint32_t DE; /**< Module DMA/Trigger Enable register, offset: … member
DK32L3A60_cm4.h661 __IO uint32_t DE; /**< DMA Enable Register, offset: 0x1C */ member
7783 …__IO uint32_t DE; /**< Module DMA/Trigger Enable register, offset: … member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/K32L2A31A/
DK32L2A31A.h6486 __IO uint32_t DE; /**< LLWU Module DMA Enable register, offset: 0x1C */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/K32L2A41A/
DK32L2A41A.h6486 __IO uint32_t DE; /**< LLWU Module DMA Enable register, offset: 0x1C */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MCIMX7U5/
DMCIMX7U5_cm4.h1267 __IO uint32_t DE; /**< DMA Enable Register, offset: 0x1C */ member
10889 …__I uint32_t DE; /**< Module DMA/Trigger Enable register, offset: … member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MCIMX7U3/
DMCIMX7U3_cm4.h1266 __IO uint32_t DE; /**< DMA Enable Register, offset: 0x1C */ member
10888 …__I uint32_t DE; /**< Module DMA/Trigger Enable register, offset: … member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC5506CPXXXX/
DLPC5506CPXXXX.h285 __IO uint32_t DE; /**< DMA Enable Register, offset: 0x1C */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC5502/
DLPC5502.h289 __IO uint32_t DE; /**< DMA Enable Register, offset: 0x1C */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC5506/
DLPC5506.h289 __IO uint32_t DE; /**< DMA Enable Register, offset: 0x1C */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC5504CPXXXX/
DLPC5504CPXXXX.h285 __IO uint32_t DE; /**< DMA Enable Register, offset: 0x1C */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC5502CPXXXX/
DLPC5502CPXXXX.h285 __IO uint32_t DE; /**< DMA Enable Register, offset: 0x1C */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC5504/
DLPC5504.h289 __IO uint32_t DE; /**< DMA Enable Register, offset: 0x1C */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC5512/
DLPC5512.h291 __IO uint32_t DE; /**< DMA Enable Register, offset: 0x1C */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC5528/
DLPC5528.h291 __IO uint32_t DE; /**< DMA Enable Register, offset: 0x1C */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC55S04/
DLPC55S04.h291 __IO uint32_t DE; /**< DMA Enable Register, offset: 0x1C */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC55S06/
DLPC55S06.h291 __IO uint32_t DE; /**< DMA Enable Register, offset: 0x1C */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC5526/
DLPC5526.h291 __IO uint32_t DE; /**< DMA Enable Register, offset: 0x1C */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC55S28/
DLPC55S28.h293 __IO uint32_t DE; /**< DMA Enable Register, offset: 0x1C */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC55S26/
DLPC55S26.h293 __IO uint32_t DE; /**< DMA Enable Register, offset: 0x1C */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC55S16/
DLPC55S16.h295 __IO uint32_t DE; /**< DMA Enable Register, offset: 0x1C */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC55S14/
DLPC55S14.h294 __IO uint32_t DE; /**< DMA Enable Register, offset: 0x1C */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC5514/
DLPC5514.h292 __IO uint32_t DE; /**< DMA Enable Register, offset: 0x1C */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC55S66/
DLPC55S66_cm33_core1.h293 __IO uint32_t DE; /**< DMA Enable Register, offset: 0x1C */ member

123