Home
last modified time | relevance | path

Searched refs:CTL_KEY (Results 1 – 6 of 6) sorted by relevance

/hal_nxp-3.5.0/s32/drivers/s32k3/Mcu/src/
DClock_Ip_Specific.c479 IP_MC_ME->CTL_KEY = 0x5AF0U; /* Enter key */ in Clock_Ip_McMeEnterKey()
481 IP_MC_ME->CTL_KEY = 0xA50FU; in Clock_Ip_McMeEnterKey()
DPower_Ip_MC_ME.c222 Power_Ip_pxMC_ME->CTL_KEY = MC_ME_CTL_KEY_KEY(MC_ME_CTL_KEY_DIRECT_KEY_U32); in Power_Ip_MC_ME_WriteControlKeys()
225 Power_Ip_pxMC_ME->CTL_KEY = MC_ME_CTL_KEY_KEY(MC_ME_CTL_KEY_INVERTED_KEY_U32); in Power_Ip_MC_ME_WriteControlKeys()
/hal_nxp-3.5.0/s32/drivers/s32ze/Mcu/src/
DClock_Ip_Specific.c330 IP_MC_ME->CTL_KEY = 0x5AF0; /* Enter key */ in Clock_Ip_McMeEnterKey()
332 IP_MC_ME->CTL_KEY = 0xA50F; /* Enter inverted key */ in Clock_Ip_McMeEnterKey()
/hal_nxp-3.5.0/s32/drivers/s32k3/Mcu/include/
DPower_Ip_Specific.h406 volatile uint32 CTL_KEY; /**< Control Key Register, offset: 0x0 */ member
/hal_nxp-3.5.0/s32/drivers/s32ze/BaseNXP/header/
DS32Z2_MC_ME.h73 __IO uint32_t CTL_KEY; /**< Control Key Register, offset: 0x0 */ member
/hal_nxp-3.5.0/s32/drivers/s32k3/BaseNXP/header/
DS32K344_MC_ME.h73 __IO uint32_t CTL_KEY; /**< Control Key Register, offset: 0x0 */ member