Home
last modified time | relevance | path

Searched refs:CACHE64_CTRL0 (Results 1 – 11 of 11) sorted by relevance

/hal_nxp-3.5.0/mcux/mcux-sdk/components/internal_flash/octal_flash/RT595/
Dfsl_adapter_flexspi_nor_flash.c298CACHE64_CTRL0->CCR |= CACHE64_CTRL_CCR_INVW0_MASK | CACHE64_CTRL_CCR_INVW1_MASK | CACHE64_CTRL_CCR… in flexspi_nor_invalid_flexspi_cache()
299 while (CACHE64_CTRL0->CCR & CACHE64_CTRL_CCR_GO_MASK) in flexspi_nor_invalid_flexspi_cache()
302 CACHE64_CTRL0->CCR &= ~(CACHE64_CTRL_CCR_INVW0_MASK | CACHE64_CTRL_CCR_INVW1_MASK); in flexspi_nor_invalid_flexspi_cache()
351 if (CACHE64_CTRL_CCR_ENCACHE_MASK == (CACHE64_CTRL0->CCR & CACHE64_CTRL_CCR_ENCACHE_MASK)) in HAL_FlashInit()
353 CACHE64_DisableCache(CACHE64_CTRL0); in HAL_FlashInit()
388 CACHE64_EnableCache(CACHE64_CTRL0); in HAL_FlashInit()
470 if (CACHE64_CTRL_CCR_ENCACHE_MASK == (CACHE64_CTRL0->CCR & CACHE64_CTRL_CCR_ENCACHE_MASK)) in HAL_FlashProgram()
472 CACHE64_DisableCache(CACHE64_CTRL0); in HAL_FlashProgram()
555 CACHE64_EnableCache(CACHE64_CTRL0); in HAL_FlashProgram()
600 if (CACHE64_CTRL_CCR_ENCACHE_MASK == (CACHE64_CTRL0->CCR & CACHE64_CTRL_CCR_ENCACHE_MASK)) in HAL_FlashEraseSector()
[all …]
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT595S/
Dsystem_MIMXRT595S_cm33.c125 CACHE64_CTRL0->CCR = CACHE64_CTRL_CCR_INVW1_MASK | CACHE64_CTRL_CCR_INVW0_MASK; in SystemInit()
126 CACHE64_CTRL0->CCR |= CACHE64_CTRL_CCR_GO_MASK; in SystemInit()
128 while ((CACHE64_CTRL0->CCR & CACHE64_CTRL_CCR_GO_MASK) != 0U) in SystemInit()
132 CACHE64_CTRL0->CCR = (CACHE64_CTRL_CCR_ENWRBUF_MASK | CACHE64_CTRL_CCR_ENCACHE_MASK); in SystemInit()
DMIMXRT595S_cm33.h7621 #define CACHE64_CTRL0 ((CACHE64_CTRL_Type *)CACHE64_CTRL0_BASE) macro
7635 #define CACHE64_CTRL_BASE_PTRS { CACHE64_CTRL0, CACHE64_CTRL1 }
7644 #define CACHE64_CTRL0 ((CACHE64_CTRL_Type *)CACHE64_CTRL0_BASE) macro
7652 #define CACHE64_CTRL_BASE_PTRS { CACHE64_CTRL0, CACHE64_CTRL1 }
DMIMXRT595S_dsp.h1470 #define CACHE64_CTRL0 ((CACHE64_CTRL_Type *)CACHE64_CTRL0_BASE) macro
1478 #define CACHE64_CTRL_BASE_PTRS { CACHE64_CTRL0, CACHE64_CTRL1 }
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT555S/
Dsystem_MIMXRT555S.c124 CACHE64_CTRL0->CCR = CACHE64_CTRL_CCR_INVW1_MASK | CACHE64_CTRL_CCR_INVW0_MASK; in SystemInit()
125 CACHE64_CTRL0->CCR |= CACHE64_CTRL_CCR_GO_MASK; in SystemInit()
127 while ((CACHE64_CTRL0->CCR & CACHE64_CTRL_CCR_GO_MASK) != 0U) in SystemInit()
131 CACHE64_CTRL0->CCR = (CACHE64_CTRL_CCR_ENWRBUF_MASK | CACHE64_CTRL_CCR_ENCACHE_MASK); in SystemInit()
DMIMXRT555S.h7620 #define CACHE64_CTRL0 ((CACHE64_CTRL_Type *)CACHE64_CTRL0_BASE) macro
7634 #define CACHE64_CTRL_BASE_PTRS { CACHE64_CTRL0, CACHE64_CTRL1 }
7643 #define CACHE64_CTRL0 ((CACHE64_CTRL_Type *)CACHE64_CTRL0_BASE) macro
7651 #define CACHE64_CTRL_BASE_PTRS { CACHE64_CTRL0, CACHE64_CTRL1 }
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT533S/
Dsystem_MIMXRT533S.c124 CACHE64_CTRL0->CCR = CACHE64_CTRL_CCR_INVW1_MASK | CACHE64_CTRL_CCR_INVW0_MASK; in SystemInit()
125 CACHE64_CTRL0->CCR |= CACHE64_CTRL_CCR_GO_MASK; in SystemInit()
127 while ((CACHE64_CTRL0->CCR & CACHE64_CTRL_CCR_GO_MASK) != 0U) in SystemInit()
131 CACHE64_CTRL0->CCR = (CACHE64_CTRL_CCR_ENWRBUF_MASK | CACHE64_CTRL_CCR_ENCACHE_MASK); in SystemInit()
DMIMXRT533S.h7617 #define CACHE64_CTRL0 ((CACHE64_CTRL_Type *)CACHE64_CTRL0_BASE) macro
7631 #define CACHE64_CTRL_BASE_PTRS { CACHE64_CTRL0, CACHE64_CTRL1 }
7640 #define CACHE64_CTRL0 ((CACHE64_CTRL_Type *)CACHE64_CTRL0_BASE) macro
7648 #define CACHE64_CTRL_BASE_PTRS { CACHE64_CTRL0, CACHE64_CTRL1 }
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC5536/
DLPC5536.h2277 #define CACHE64_CTRL0 ((CACHE64_CTRL_Type *)CACHE64_CTRL0_BASE) macro
2283 #define CACHE64_CTRL_BASE_PTRS { CACHE64_CTRL0 }
2292 #define CACHE64_CTRL0 ((CACHE64_CTRL_Type *)CACHE64_CTRL0_BASE) macro
2296 #define CACHE64_CTRL_BASE_PTRS { CACHE64_CTRL0 }
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC5534/
DLPC5534.h2277 #define CACHE64_CTRL0 ((CACHE64_CTRL_Type *)CACHE64_CTRL0_BASE) macro
2283 #define CACHE64_CTRL_BASE_PTRS { CACHE64_CTRL0 }
2292 #define CACHE64_CTRL0 ((CACHE64_CTRL_Type *)CACHE64_CTRL0_BASE) macro
2296 #define CACHE64_CTRL_BASE_PTRS { CACHE64_CTRL0 }
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC55S36/
DLPC55S36.h2276 #define CACHE64_CTRL0 ((CACHE64_CTRL_Type *)CACHE64_CTRL0_BASE) macro
2282 #define CACHE64_CTRL_BASE_PTRS { CACHE64_CTRL0 }
2291 #define CACHE64_CTRL0 ((CACHE64_CTRL_Type *)CACHE64_CTRL0_BASE) macro
2295 #define CACHE64_CTRL_BASE_PTRS { CACHE64_CTRL0 }