Home
last modified time | relevance | path

Searched refs:SDK_ALIGN (Results 1 – 13 of 13) sorted by relevance

/hal_nxp-2.7.6/mcux/drivers/imxrt6xx/
Dfsl_common_arm.h327 #define SDK_ALIGN(var, alignbytes) SDK_PRAGMA(data_alignment = alignbytes) var macro
330 #define SDK_ALIGN(var, alignbytes) __attribute__((aligned(alignbytes))) var
333 #define SDK_ALIGN(var, alignbytes) var __attribute__((aligned(alignbytes)))
340 #define SDK_L1DCACHE_ALIGN(var) SDK_ALIGN(var, FSL_FEATURE_L1DCACHE_LINESIZE_BYTE)
344 #define SDK_L2CACHE_ALIGN(var) SDK_ALIGN(var, FSL_FEATURE_L2CACHE_LINESIZE_BYTE)
399 #define AT_NONCACHEABLE_SECTION_ALIGN(var, alignbytes) SDK_ALIGN(var, alignbytes)
401 #define AT_NONCACHEABLE_SECTION_ALIGN_INIT(var, alignbytes) SDK_ALIGN(var, alignbytes)
Dfsl_common_dsp.h39 #define SDK_ALIGN(var, alignbytes) var __attribute__((aligned(alignbytes))) macro
43 #define SDK_L1DCACHE_ALIGN(var) SDK_ALIGN(var, FSL_FEATURE_L1DCACHE_LINESIZE_BYTE)
48 #define SDK_L2CACHE_ALIGN(var) SDK_ALIGN(var, FSL_FEATURE_L2CACHE_LINESIZE_BYTE)
Dfsl_dma.h48 SDK_ALIGN(dma_descriptor_t name[number], FSL_FEATURE_DMA_DESCRIPTOR_ALIGN_SIZE)
66 SDK_ALIGN(dma_descriptor_t name[number], FSL_FEATURE_DMA_LINK_DESCRIPTOR_ALIGN_SIZE)
77 #define DMA_ALLOCATE_DATA_TRANSFER_BUFFER(name, width) SDK_ALIGN(name, width)
Dfsl_i2s_dma.c80 SDK_ALIGN(static dma_descriptor_t s_DmaDescriptors[DMA_DESCRIPTORS * FSL_FEATURE_SOC_I2S_COUNT],
85 SDK_ALIGN(static uint32_t s_DummyBufferTx, 4U);
88 SDK_ALIGN(static uint32_t s_DummyBufferRx, 4U);
Dfsl_dma.c66 SDK_ALIGN(static dma_descriptor_t s_dma_descriptor_table0[FSL_FEATURE_DMA_MAX_CHANNELS],
74 SDK_ALIGN(static dma_descriptor_t s_dma_descriptor_table1[FSL_FEATURE_DMA_MAX_CHANNELS],
/hal_nxp-2.7.6/mcux/drivers/kinetis/
Dfsl_common_arm.h327 #define SDK_ALIGN(var, alignbytes) SDK_PRAGMA(data_alignment = alignbytes) var macro
330 #define SDK_ALIGN(var, alignbytes) __attribute__((aligned(alignbytes))) var
333 #define SDK_ALIGN(var, alignbytes) var __attribute__((aligned(alignbytes)))
340 #define SDK_L1DCACHE_ALIGN(var) SDK_ALIGN(var, FSL_FEATURE_L1DCACHE_LINESIZE_BYTE)
344 #define SDK_L2CACHE_ALIGN(var) SDK_ALIGN(var, FSL_FEATURE_L2CACHE_LINESIZE_BYTE)
399 #define AT_NONCACHEABLE_SECTION_ALIGN(var, alignbytes) SDK_ALIGN(var, alignbytes)
401 #define AT_NONCACHEABLE_SECTION_ALIGN_INIT(var, alignbytes) SDK_ALIGN(var, alignbytes)
/hal_nxp-2.7.6/mcux/drivers/lpc/
Dfsl_common_arm.h327 #define SDK_ALIGN(var, alignbytes) SDK_PRAGMA(data_alignment = alignbytes) var macro
330 #define SDK_ALIGN(var, alignbytes) __attribute__((aligned(alignbytes))) var
333 #define SDK_ALIGN(var, alignbytes) var __attribute__((aligned(alignbytes)))
340 #define SDK_L1DCACHE_ALIGN(var) SDK_ALIGN(var, FSL_FEATURE_L1DCACHE_LINESIZE_BYTE)
344 #define SDK_L2CACHE_ALIGN(var) SDK_ALIGN(var, FSL_FEATURE_L2CACHE_LINESIZE_BYTE)
399 #define AT_NONCACHEABLE_SECTION_ALIGN(var, alignbytes) SDK_ALIGN(var, alignbytes)
401 #define AT_NONCACHEABLE_SECTION_ALIGN_INIT(var, alignbytes) SDK_ALIGN(var, alignbytes)
Dfsl_dma.h48 SDK_ALIGN(dma_descriptor_t name[number], FSL_FEATURE_DMA_DESCRIPTOR_ALIGN_SIZE)
66 SDK_ALIGN(dma_descriptor_t name[number], FSL_FEATURE_DMA_LINK_DESCRIPTOR_ALIGN_SIZE)
77 #define DMA_ALLOCATE_DATA_TRANSFER_BUFFER(name, width) SDK_ALIGN(name, width)
Dfsl_i2s_dma.c80 SDK_ALIGN(static dma_descriptor_t s_DmaDescriptors[DMA_DESCRIPTORS * FSL_FEATURE_SOC_I2S_COUNT],
85 SDK_ALIGN(static uint32_t s_DummyBufferTx, 4U);
88 SDK_ALIGN(static uint32_t s_DummyBufferRx, 4U);
Dfsl_dma.c66 SDK_ALIGN(static dma_descriptor_t s_dma_descriptor_table0[FSL_FEATURE_DMA_MAX_CHANNELS],
74 SDK_ALIGN(static dma_descriptor_t s_dma_descriptor_table1[FSL_FEATURE_DMA_MAX_CHANNELS],
/hal_nxp-2.7.6/mcux/drivers/imx/
Dfsl_common_arm.h327 #define SDK_ALIGN(var, alignbytes) SDK_PRAGMA(data_alignment = alignbytes) var macro
330 #define SDK_ALIGN(var, alignbytes) __attribute__((aligned(alignbytes))) var
333 #define SDK_ALIGN(var, alignbytes) var __attribute__((aligned(alignbytes)))
340 #define SDK_L1DCACHE_ALIGN(var) SDK_ALIGN(var, FSL_FEATURE_L1DCACHE_LINESIZE_BYTE)
344 #define SDK_L2CACHE_ALIGN(var) SDK_ALIGN(var, FSL_FEATURE_L2CACHE_LINESIZE_BYTE)
399 #define AT_NONCACHEABLE_SECTION_ALIGN(var, alignbytes) SDK_ALIGN(var, alignbytes)
401 #define AT_NONCACHEABLE_SECTION_ALIGN_INIT(var, alignbytes) SDK_ALIGN(var, alignbytes)
/hal_nxp-2.7.6/mcux/drivers/imx8/
Dfsl_common.h266 #define SDK_ALIGN(var, alignbytes) SDK_PRAGMA(data_alignment = alignbytes) var macro
277 #define SDK_ALIGN(var, alignbytes) __attribute__((aligned(alignbytes))) var
288 #define SDK_ALIGN(var, alignbytes) var __attribute__((aligned(alignbytes)))
299 #define SDK_ALIGN(var, alignbytes) var
/hal_nxp-2.7.6/mcux/boards/evkmimxrt1170/
Dsdmmc_config.c27 SDK_ALIGN(static uint8_t s_sdmmcCacheLineAlignBuffer[BOARD_SDMMC_DATA_BUFFER_ALIGN_SIZE * 2U],