Home
last modified time | relevance | path

Searched refs:RTC_CR_OSCE_MASK (Results 1 – 22 of 22) sorted by relevance

/hal_nxp-2.7.6/mcux/devices/MKW30Z4/
Dsystem_MKW30Z4.c107 if ((RTC->CR & RTC_CR_OSCE_MASK) == 0x00U) { /* Only if the OSCILLATOR is not already enabled */ in SystemInit()
109 RTC->CR |= (uint32_t)RTC_CR_OSCE_MASK; in SystemInit()
DMKW30Z4.h6638 #define RTC_CR_OSCE_MASK 0x100u macro
6641 …CE(x) (((uint32_t)(((uint32_t)(x))<<RTC_CR_OSCE_SHIFT))&RTC_CR_OSCE_MASK)
/hal_nxp-2.7.6/mcux/devices/MKW20Z4/
Dsystem_MKW20Z4.c107 if ((RTC->CR & RTC_CR_OSCE_MASK) == 0x00U) { /* Only if the OSCILLATOR is not already enabled */ in SystemInit()
109 RTC->CR |= (uint32_t)RTC_CR_OSCE_MASK; in SystemInit()
DMKW20Z4.h6638 #define RTC_CR_OSCE_MASK 0x100u macro
6641 …CE(x) (((uint32_t)(((uint32_t)(x))<<RTC_CR_OSCE_SHIFT))&RTC_CR_OSCE_MASK)
/hal_nxp-2.7.6/mcux/devices/MKW40Z4/
Dsystem_MKW40Z4.c107 if ((RTC->CR & RTC_CR_OSCE_MASK) == 0x00U) { /* Only if the OSCILLATOR is not already enabled */ in SystemInit()
109 RTC->CR |= (uint32_t)RTC_CR_OSCE_MASK; in SystemInit()
DMKW40Z4.h6638 #define RTC_CR_OSCE_MASK 0x100u macro
6641 …CE(x) (((uint32_t)(((uint32_t)(x))<<RTC_CR_OSCE_SHIFT))&RTC_CR_OSCE_MASK)
DMKW40Z4_extension.h18800 #define RTC_RD_CR_OSCE(base) ((RTC_CR_REG(base) & RTC_CR_OSCE_MASK) >> RTC_CR_OSCE_SHIFT)
18804 #define RTC_WR_CR_OSCE(base, value) (RTC_RMW_CR(base, RTC_CR_OSCE_MASK, RTC_CR_OSCE(value)))
/hal_nxp-2.7.6/mcux/drivers/kinetis/
Dfsl_rtc.h330 base->CR |= RTC_CR_OSCE_MASK; in RTC_SetClockSource()
/hal_nxp-2.7.6/mcux/devices/MKL25Z4/
DMKL25Z4.h3519 #define RTC_CR_OSCE_MASK (0x100U) macro
3521 …) (((uint32_t)(((uint32_t)(x)) << RTC_CR_OSCE_SHIFT)) & RTC_CR_OSCE_MASK)
/hal_nxp-2.7.6/mcux/devices/MK22F51212/
DMK22F51212.h11107 #define RTC_CR_OSCE_MASK (0x100U) macro
11113 …) (((uint32_t)(((uint32_t)(x)) << RTC_CR_OSCE_SHIFT)) & RTC_CR_OSCE_MASK)
/hal_nxp-2.7.6/mcux/devices/MKW24D5/
DMKW24D5.h6187 #define RTC_CR_OSCE_MASK (0x100U) macro
6189 …) (((uint32_t)(((uint32_t)(x)) << RTC_CR_OSCE_SHIFT)) & RTC_CR_OSCE_MASK)
/hal_nxp-2.7.6/mcux/devices/MKE14F16/
DMKE14F16.h12864 #define RTC_CR_OSCE_MASK (0x100U) macro
12870 …) (((uint32_t)(((uint32_t)(x)) << RTC_CR_OSCE_SHIFT)) & RTC_CR_OSCE_MASK)
/hal_nxp-2.7.6/mcux/devices/MKW22D5/
DMKW22D5.h6187 #define RTC_CR_OSCE_MASK (0x100U) macro
6189 …) (((uint32_t)(((uint32_t)(x)) << RTC_CR_OSCE_SHIFT)) & RTC_CR_OSCE_MASK)
/hal_nxp-2.7.6/mcux/devices/MKE16F16/
DMKE16F16.h13669 #define RTC_CR_OSCE_MASK (0x100U) macro
13675 …) (((uint32_t)(((uint32_t)(x)) << RTC_CR_OSCE_SHIFT)) & RTC_CR_OSCE_MASK)
/hal_nxp-2.7.6/mcux/devices/MKE18F16/
DMKE18F16.h13675 #define RTC_CR_OSCE_MASK (0x100U) macro
13681 …) (((uint32_t)(((uint32_t)(x)) << RTC_CR_OSCE_SHIFT)) & RTC_CR_OSCE_MASK)
/hal_nxp-2.7.6/mcux/devices/MKW31Z4/
DMKW31Z4.h6171 #define RTC_CR_OSCE_MASK (0x100U) macro
6173 …) (((uint32_t)(((uint32_t)(x)) << RTC_CR_OSCE_SHIFT)) & RTC_CR_OSCE_MASK)
/hal_nxp-2.7.6/mcux/devices/MK64F12/
DMK64F12.h19277 #define RTC_CR_OSCE_MASK (0x100U) macro
19284 …) (((uint32_t)(((uint32_t)(x)) << RTC_CR_OSCE_SHIFT)) & RTC_CR_OSCE_MASK)
/hal_nxp-2.7.6/mcux/devices/MKW21Z4/
DMKW21Z4.h6100 #define RTC_CR_OSCE_MASK (0x100U) macro
6102 …) (((uint32_t)(((uint32_t)(x)) << RTC_CR_OSCE_SHIFT)) & RTC_CR_OSCE_MASK)
/hal_nxp-2.7.6/mcux/devices/MKW41Z4/
DMKW41Z4.h6171 #define RTC_CR_OSCE_MASK (0x100U) macro
6173 …) (((uint32_t)(((uint32_t)(x)) << RTC_CR_OSCE_SHIFT)) & RTC_CR_OSCE_MASK)
/hal_nxp-2.7.6/mcux/devices/MK80F25615/
DMK80F25615.h19746 #define RTC_CR_OSCE_MASK (0x100U) macro
19752 …) (((uint32_t)(((uint32_t)(x)) << RTC_CR_OSCE_SHIFT)) & RTC_CR_OSCE_MASK)
/hal_nxp-2.7.6/mcux/devices/MK82F25615/
DMK82F25615.h20719 #define RTC_CR_OSCE_MASK (0x100U) macro
20725 …) (((uint32_t)(((uint32_t)(x)) << RTC_CR_OSCE_SHIFT)) & RTC_CR_OSCE_MASK)
/hal_nxp-2.7.6/mcux/devices/MK66F18/
DMK66F18.h19591 #define RTC_CR_OSCE_MASK (0x100U) macro
19597 …) (((uint32_t)(((uint32_t)(x)) << RTC_CR_OSCE_SHIFT)) & RTC_CR_OSCE_MASK)