Searched refs:u32NR (Results 1 – 3 of 3) sorted by relevance
| /hal_nuvoton-latest/m46x/StdDriver/src/ |
| D | clk.c | 1043 uint32_t u32PllSrcClk, u32NR, u32NF, u32NO, u32PllClk; in CLK_EnablePLL() local
1105 u32NR = 3UL; in CLK_EnablePLL()
1112 for(; u32NR <= 32UL; u32NR++) /* max NR = 32 since NR = INDIV+1 and INDIV = 0~31 */ in CLK_EnablePLL()
1114 u32Tmp = u32PllSrcClk / u32NR; /* FREF = FIN/NR */ in CLK_EnablePLL()
1126 u32MinNR = u32NR; in CLK_EnablePLL()
1404 uint32_t u32FIN, u32NF, u32NR, u32NO; in CLK_GetPLLClockFreq() local
1435 u32NR = ((u32PllReg & CLK_PLLCTL_INDIV_Msk) >> CLK_PLLCTL_INDIV_Pos) + 1UL; in CLK_GetPLLClockFreq()
1438 u32PllFreq = (((u32FIN >> 2) * (u32NF << 1)) / (u32NR * u32NO) << 2); in CLK_GetPLLClockFreq()
1639 uint32_t u32NR = 0UL, u32NF = 0UL, u32NO, u32X = 0UL; in CLK_EnablePLLFN() local
1693 u32NR = 3UL; in CLK_EnablePLLFN()
[all …]
|
| /hal_nuvoton-latest/m48x/StdDriver/src/ |
| D | clk.c | 792 uint32_t u32PllSrcClk, u32NR, u32NF, u32NO, u32CLK_SRC, u32PllClk; in CLK_EnablePLL() local
812 u32NR = 2UL; in CLK_EnablePLL()
829 u32NR = 4UL; in CLK_EnablePLL()
865 for(u32NR = 2UL; u32NR <= 32UL; u32NR++) in CLK_EnablePLL()
873 u32Tmp = u32PllSrcClk / u32NR; in CLK_EnablePLL()
887 u32MinNR = u32NR; in CLK_EnablePLL()
1191 uint32_t u32FIN, u32NF, u32NR, u32NO; in CLK_GetPLLClockFreq() local
1226 u32NR = ((u32PllReg & CLK_PLLCTL_INDIV_Msk) >> CLK_PLLCTL_INDIV_Pos) + 1UL; in CLK_GetPLLClockFreq()
1229 u32PllFreq = (((u32FIN >> 2) * u32NF) / (u32NR * u32NO) << 2) * 2UL; in CLK_GetPLLClockFreq()
|
| /hal_nuvoton-latest/m2l31x/StdDriver/src/ |
| D | clk.c | 980 uint32_t u32PllSrcClk, u32NR, u32NF, u32NO, u32CLK_SRC, u32Outdiv; in CLK_EnablePLL() local
1001 u32NR = 1UL; in CLK_EnablePLL()
1018 u32NR = 1UL; in CLK_EnablePLL()
1058 for(; u32NR <= 32; u32NR++) /* max NR = 32 since NR = INDIV + 1 and INDIV = 0 ~ 31 */ in CLK_EnablePLL()
1060 u32Fref = u32PllSrcClk / u32NR; /* FREF = FIN / NR */ in CLK_EnablePLL()
1076 u32MinNR = u32NR; in CLK_EnablePLL()
1349 uint32_t u32FIN, u32NF, u32NR, u32NO; in CLK_GetPLLClockFreq() local
1385 u32NR = ((u32Pll2Reg & CLK_PLLCTL2_INDIV_Msk) >> CLK_PLLCTL2_INDIV_Pos) + 1UL; in CLK_GetPLLClockFreq()
1389 u32PllFreq = (((u32FIN >> 2) * u32NF) / (u32NR * u32NO) << 2) * 2UL; in CLK_GetPLLClockFreq()
|
