Home
last modified time | relevance | path

Searched refs:CLK_PLLCTL_INDIV_Pos (Results 1 – 5 of 5) sorted by relevance

/hal_nuvoton-latest/m48x/Devices/M480/Include/
Dclk_reg.h1449 #define CLK_PLLCTL_INDIV_Pos (9) /*!< CLK… macro
1450 #define CLK_PLLCTL_INDIV_Msk (0x1ful << CLK_PLLCTL_INDIV_Pos) /*!< CLK…
/hal_nuvoton-latest/m46x/Devices/M460/Include/
Dclk_reg.h2089 #define CLK_PLLCTL_INDIV_Pos (9) /*!< CLK… macro
2090 #define CLK_PLLCTL_INDIV_Msk (0x1ful << CLK_PLLCTL_INDIV_Pos) /*!< CLK…
/hal_nuvoton-latest/dts/m46x/
Dclk_reg.h2093 #define CLK_PLLCTL_INDIV_Pos (9) /*!< CLK… macro
2094 #define CLK_PLLCTL_INDIV_Msk (0x1ful << CLK_PLLCTL_INDIV_Pos) /*!< CLK…
/hal_nuvoton-latest/m46x/StdDriver/src/
Dclk.c1143 ((u32MinNR - 1UL) << CLK_PLLCTL_INDIV_Pos) | in CLK_EnablePLL()
1435 u32NR = ((u32PllReg & CLK_PLLCTL_INDIV_Msk) >> CLK_PLLCTL_INDIV_Pos) + 1UL; in CLK_GetPLLClockFreq()
/hal_nuvoton-latest/m48x/StdDriver/src/
Dclk.c1226 u32NR = ((u32PllReg & CLK_PLLCTL_INDIV_Msk) >> CLK_PLLCTL_INDIV_Pos) + 1UL; in CLK_GetPLLClockFreq()