Home
last modified time | relevance | path

Searched refs:CLK_CLKSEL3_UART4SEL_Pos (Results 1 – 8 of 8) sorted by relevance

/hal_nuvoton-3.7.0/m48x/StdDriver/src/
Duart.c230 u32UartClkSrcSel = (CLK->CLKSEL3 & CLK_CLKSEL3_UART4SEL_Msk) >> CLK_CLKSEL3_UART4SEL_Pos; in UART_Open()
386 u32UartClkSrcSel = (CLK->CLKSEL3 & CLK_CLKSEL3_UART4SEL_Msk) >> CLK_CLKSEL3_UART4SEL_Pos; in UART_SetLineConfig()
501 u32UartClkSrcSel = (CLK->CLKSEL3 & CLK_CLKSEL3_UART4SEL_Msk) >> CLK_CLKSEL3_UART4SEL_Pos; in UART_SelectIrDAMode()
/hal_nuvoton-3.7.0/m46x/StdDriver/src/
Duart.c225 … u32UartClkSrcSel = (CLK->CLKSEL3 & CLK_CLKSEL3_UART4SEL_Msk) >> CLK_CLKSEL3_UART4SEL_Pos; in UART_Open()
383 … u32UartClkSrcSel = (CLK->CLKSEL3 & CLK_CLKSEL3_UART4SEL_Msk) >> CLK_CLKSEL3_UART4SEL_Pos; in UART_SetLineConfig()
498 … u32UartClkSrcSel = (CLK->CLKSEL3 & CLK_CLKSEL3_UART4SEL_Msk) >> CLK_CLKSEL3_UART4SEL_Pos; in UART_SelectIrDAMode()
/hal_nuvoton-3.7.0/m48x/StdDriver/inc/
Dclk.h225 #define CLK_CLKSEL3_UART4SEL_HXT (0x0UL << CLK_CLKSEL3_UART4SEL_Pos) /*!< Select UAR…
226 #define CLK_CLKSEL3_UART4SEL_LXT (0x2UL << CLK_CLKSEL3_UART4SEL_Pos) /*!< Select UAR…
227 #define CLK_CLKSEL3_UART4SEL_PLL (0x1UL << CLK_CLKSEL3_UART4SEL_Pos) /*!< Select UAR…
228 #define CLK_CLKSEL3_UART4SEL_HIRC (0x3UL << CLK_CLKSEL3_UART4SEL_Pos) /*!< Select UAR…
/hal_nuvoton-3.7.0/m48x/Devices/M480/Include/
Dclk_reg.h1371 #define CLK_CLKSEL3_UART4SEL_Pos (28) /*!< CLK… macro
1372 #define CLK_CLKSEL3_UART4SEL_Msk (0x3ul << CLK_CLKSEL3_UART4SEL_Pos) /*!< CLK…
/hal_nuvoton-3.7.0/m46x/Devices/M460/Include/
Dclk_reg.h1954 #define CLK_CLKSEL3_UART4SEL_Pos (28) /*!< CLK… macro
1955 #define CLK_CLKSEL3_UART4SEL_Msk (0x3ul << CLK_CLKSEL3_UART4SEL_Pos) /*!< CLK…
/hal_nuvoton-3.7.0/dts/m46x/
Dclk_reg.h1955 #define CLK_CLKSEL3_UART4SEL_Pos (28) /*!< CLK… macro
1956 #define CLK_CLKSEL3_UART4SEL_Msk (0x3ul << CLK_CLKSEL3_UART4SEL_Pos) /*!< CLK…
Dclk.h299 #define CLK_CLKSEL3_UART4SEL_HXT (0x0UL << CLK_CLKSEL3_UART4SEL_Pos) /*!< Select UAR…
300 #define CLK_CLKSEL3_UART4SEL_PLL_DIV2 (0x1UL << CLK_CLKSEL3_UART4SEL_Pos) /*!< Select UAR…
301 #define CLK_CLKSEL3_UART4SEL_LXT (0x2UL << CLK_CLKSEL3_UART4SEL_Pos) /*!< Select UAR…
302 #define CLK_CLKSEL3_UART4SEL_HIRC (0x3UL << CLK_CLKSEL3_UART4SEL_Pos) /*!< Select UAR…
/hal_nuvoton-3.7.0/m46x/StdDriver/inc/
Dclk.h299 #define CLK_CLKSEL3_UART4SEL_HXT (0x0UL << CLK_CLKSEL3_UART4SEL_Pos) /*!< Select UAR…
300 #define CLK_CLKSEL3_UART4SEL_PLL_DIV2 (0x1UL << CLK_CLKSEL3_UART4SEL_Pos) /*!< Select UAR…
301 #define CLK_CLKSEL3_UART4SEL_LXT (0x2UL << CLK_CLKSEL3_UART4SEL_Pos) /*!< Select UAR…
302 #define CLK_CLKSEL3_UART4SEL_HIRC (0x3UL << CLK_CLKSEL3_UART4SEL_Pos) /*!< Select UAR…