| /hal_microchip-latest/mec5/drivers/ |
| D | mec_i3c.c | 499 void MEC_HAL_I3C_Enable(struct mec_i3c_ctx *ctx, uint8_t address, uint8_t config) in MEC_HAL_I3C_Enable() argument
509 _i3c_static_addr_set(regs, address); in MEC_HAL_I3C_Enable()
511 _i3c_dynamic_addr_set(regs, address); in MEC_HAL_I3C_Enable()
627 uint16_t DAT_idx, uint8_t address) in MEC_HAL_I3C_DAT_DynamicAddr_write() argument
632 val = DEV_ADDR_TABLE1_LOC1_DYNAMIC_ADDR(address); in MEC_HAL_I3C_DAT_DynamicAddr_write()
646 uint16_t DAT_idx, uint8_t address) in MEC_HAL_I3C_DAT_DynamicAddrAssign_write() argument
651 val = DEV_ADDR_TABLE1_LOC1_DYNAMIC_ADDR(address); in MEC_HAL_I3C_DAT_DynamicAddrAssign_write()
654 if (!__builtin_parity(address)) { in MEC_HAL_I3C_DAT_DynamicAddrAssign_write()
|
| D | mec_i3c_api.h | 248 void MEC_HAL_I3C_Enable(struct mec_i3c_ctx *ctx, uint8_t address, uint8_t config);
275 uint16_t DAT_idx, uint8_t address);
278 uint16_t DAT_idx, uint8_t address);
|
| D | mec_i3c_pvt.c | 346 void _i3c_dynamic_addr_set(struct mec_i3c_host_regs *regs, uint8_t address) in _i3c_dynamic_addr_set() argument
348 regs->DEV_ADDR = ((address & 0x7F) << DEVICE_ADDR_DYNAMIC_ADDR_BITPOS) | in _i3c_dynamic_addr_set()
358 void _i3c_static_addr_set(struct mec_i3c_host_regs *regs, uint8_t address) in _i3c_static_addr_set() argument
364 reg_val |= ((address & 0x7F) | sbit_DEVICE_ADDR_STATIC_ADDR_VALID); in _i3c_static_addr_set()
|
| D | mec_i3c_pvt.h | 603 void _i3c_dynamic_addr_set(struct mec_i3c_host_regs *regs, uint8_t address);
604 void _i3c_static_addr_set(struct mec_i3c_host_regs *regs, uint8_t address);
|
| /hal_microchip-latest/mpfs/mpfs_hal/startup_gcc/ |
| D | mss_entry.S | 37 csrw mtvec, a4 # initalise machine trap vector address
216 # pass HLS address
301 csrw mtvec, a4 # initalise machine trap vector address
370 # pass HLS address from the boot-loader
|
| /hal_microchip-latest/mpfs/boards/icicle-kit-es/platform_config/linker/ |
| D | mpfs-ddr-e51.ld | 35 to the start of the envm at address 0x2022_0100, giving 128K-256B of contiguous
87 /* reset address 0xC0000000 */
|
| /hal_microchip-latest/mpfs/platform_config_reference/linker/ |
| D | mpfs-ddr-loaded-by-boot-loader.ld | 45 to the start of the envm at address 0x2022_0100, giving 128K-256B of contiguous
90 /* reset address 0xC0000000 */
|
| D | mpfs-lim-lma-scratchpad-vma.ld | 14 * the Zero Device address range.
31 to the start of the envm at address 0x2022_0100, giving 128K-256B of contiguous
|
| D | mpfs-envm-lma-scratchpad-vma.ld | 13 * the Zero Device address range.
30 to the start of the envm at address 0x2022_0100, giving 128K-256B of contiguous
|
| D | mpfs-lim.ld | 29 to the start of the envm at address 0x2022_0100, giving 128K-256B of contiguous
|
| D | mpfs-envm.ld | 30 to the start of the envm at address 0x2022_0100, giving 128K-256B of contiguous
|
| /hal_microchip-latest/mpfs/drivers/mss/mss_mmuart/ |
| D | mss_uart.h | 3185 uint8_t address
|
| D | mss_uart.c | 1263 uint8_t address in MSS_UART_set_address() argument
1266 this_uart->hw_reg->ADR = address; in MSS_UART_set_address()
|
| /hal_microchip-latest/mpfs/mpfs_hal/common/nwc/ |
| D | mss_ddr.c | 131 static uint8_t rw_sanity_chk(uint64_t * address, uint32_t count);
3136 static uint8_t rw_sanity_chk(uint64_t * address, uint32_t count) in rw_sanity_chk() argument
3142 DDR_word_ptr = address; in rw_sanity_chk()
3173 DDR_word_ptr = address; in rw_sanity_chk()
3197 static uint8_t read_back_sanity_check(uint64_t * address, uint32_t count)
3201 DDR_word_ptr = address; /* DDR memory address from E51 - 0xC0000000 is
3211 DDR_word_ptr = address; /* DDR memory address from E51 - 0xC0000000
|
| D | mss_ddr_sgmii_regs.h | 4645 __IO uint32_t address :32; member
4653 __IO uint32_t address :32; member
4661 __IO uint32_t address :32; member
4669 __IO uint32_t address :32; member
4677 __IO uint32_t address :32; member
|
| /hal_microchip-latest/mpfs/drivers/mss/mss_mmc/ |
| D | mss_mmc.c | 192 uint8_t address; member
2139 uintptr_t address; in mmc_main_plic_IRQHandler() local
2209 address = MMC->SRS22; in mmc_main_plic_IRQHandler()
2212 address64 = address | ((uint64_t)highaddr << MMC_64BIT_UPPER_ADDR_SHIFT); in mmc_main_plic_IRQHandler()
2214 address = (uint32_t)address64; in mmc_main_plic_IRQHandler()
2217 MMC->SRS22 = address; in mmc_main_plic_IRQHandler()
3031 *phySetAddr = phydelayaddr[i].address; in get_phy_addr()
|
| /hal_microchip-latest/pinconfigs/ |
| D | README.md | 312 #address-cells = <1>;
|
