Home
last modified time | relevance | path

Searched refs:SOFT_RESET_CR (Results 1 – 8 of 8) sorted by relevance

/hal_microchip-latest/mpfs/mpfs_hal/common/
Dmss_peripherals.c128 SYSREG->SOFT_RESET_CR |= (uint32_t)(peripheral_mask); in peripheral_on_off()
135 SYSREG->SOFT_RESET_CR &= (uint32_t)~(peripheral_mask); in peripheral_on_off()
Dmss_sysreg.h3700 __IO uint32_t SOFT_RESET_CR; member
/hal_microchip-latest/mpfs/mpfs_hal/common/nwc/
Dmss_io.c624 SYSREG->SOFT_RESET_CR &= ~((1U<<20U)|(1U<<21U)|(1U<<22U)); in gpio_set_config()
Dmss_ddr_debug.c97 SYSREG->SOFT_RESET_CR &= (uint32_t)(~SUBBLK_CLOCK_CR_MMUART0_MASK); in setup_ddr_debug_port()
Dmss_ddr.c712 SYSREG->SOFT_RESET_CR &= 0x00U; in ddr_setup()
859 SYSREG->SOFT_RESET_CR &= (uint32_t)~SOFT_RESET_CR_DDRC_MASK; in ddr_setup()
/hal_microchip-latest/mpfs/drivers/mss/mss_can/
Dmss_can.c172 SYSREG->SOFT_RESET_CR |= SYSREG_CAN_SOFTRESET_MASK; in MSS_CAN_set_mode()
173 SYSREG->SOFT_RESET_CR &= ~SYSREG_CAN_SOFTRESET_MASK; in MSS_CAN_set_mode()
/hal_microchip-latest/mpfs/drivers/mss/mss_ethernet_mac/
Dmss_ethernet_mac.c198 SYSREG->SOFT_RESET_CR |= (uint32_t)2U; in MSS_MAC_init()
209 SYSREG->SOFT_RESET_CR &= (uint32_t)~2U; in MSS_MAC_init()
216 SYSREG->SOFT_RESET_CR |= (uint32_t)4U; in MSS_MAC_init()
227 SYSREG->SOFT_RESET_CR &= (uint32_t)~4U; in MSS_MAC_init()
/hal_microchip-latest/mpfs/drivers/mss/mss_mmc/
Dmss_mmc.c311 SYSREG->SOFT_RESET_CR &= ~(MMC_SET << MMC_SOFTWARE_RESET_SHIFT); in MSS_MMC_init()