Home
last modified time | relevance | path

Searched refs:MEC_QSPI0_BASE (Results 1 – 8 of 8) sorted by relevance

/hal_microchip-latest/mec5/devices/MEC174X/
Dmec1743_qsz.h391 #define MEC_QSPI0_BASE 0x40070000UL macro
493 #define MEC_QSPI0 ((MEC_QSPI_Type*) MEC_QSPI0_BASE)
Dmec1743_qlj.h395 #define MEC_QSPI0_BASE 0x40070000UL macro
501 #define MEC_QSPI0 ((MEC_QSPI_Type*) MEC_QSPI0_BASE)
/hal_microchip-latest/mec5/devices/MECH172X/
Dmech1723_nlj.h391 #define MEC_QSPI0_BASE 0x40070000UL macro
493 #define MEC_QSPI0 ((MEC_QSPI_Type*) MEC_QSPI0_BASE)
Dmech1723_nsz.h388 #define MEC_QSPI0_BASE 0x40070000UL macro
487 #define MEC_QSPI0 ((MEC_QSPI_Type*) MEC_QSPI0_BASE)
/hal_microchip-latest/mec5/devices/MEC175X/
Dmec1753_qlj.h411 #define MEC_QSPI0_BASE 0x40070000UL macro
520 #define MEC_QSPI0 ((MEC_QSPI_Type*) MEC_QSPI0_BASE)
Dmec1753_qsz.h407 #define MEC_QSPI0_BASE 0x40070000UL macro
513 #define MEC_QSPI0 ((MEC_QSPI_Type*) MEC_QSPI0_BASE)
/hal_microchip-latest/mec5/drivers/
Dmec_qspi.c58 {MEC_QSPI0_BASE, MEC_QSPI0_ECIA_INFO, MEC_PCR_QSPI0},
106 if ((uintptr_t)base == (uintptr_t)(MEC_QSPI0_BASE)) { in mec_hal_qspi_freq_div()
123 if ((uintptr_t)base != (uintptr_t)(MEC_QSPI0_BASE)) { in mec_hal_qspi_freq_div_raw()
132 if ((uintptr_t)regs != (uintptr_t)MEC_QSPI0_BASE) { in mec_hal_qspi_is_enabled()
Dmec_espi_taf.c272 if (!taf_regs_valid(tregs) || ((uintptr_t)qregs != (uintptr_t)(MEC_QSPI0_BASE)) in mec_hal_espi_taf_qspi_init()