Home
last modified time | relevance | path

Searched refs:INTR_CTRL (Results 1 – 8 of 8) sorted by relevance

/hal_microchip-latest/mec5/drivers/
Dmec_ecs.c16 MEC_ECS->INTR_CTRL |= MEC_BIT(MEC_ECS_INTR_CTRL_DIRECT_Pos); in mec_hal_ecs_ictrl()
18 MEC_ECS->INTR_CTRL &= (uint32_t)~MEC_BIT(MEC_ECS_INTR_CTRL_DIRECT_Pos); in mec_hal_ecs_ictrl()
24 if (MEC_ECS->INTR_CTRL & MEC_BIT(MEC_ECS_INTR_CTRL_DIRECT_Pos)) { in mec_hal_ecs_is_idirect()
Dmec_ecia.c351 if (MEC_ECS->INTR_CTRL & MEC_BIT(MEC_ECS_INTR_CTRL_DIRECT_Pos)) { in is_direct_allowed()
396 MEC_ECS->INTR_CTRL &= ~(MEC_ECS_INTR_CTRL_DIRECT_Msk); in mec_hal_ecia_init()
429 MEC_ECS->INTR_CTRL |= MEC_BIT(MEC_ECS_INTR_CTRL_DIRECT_Pos); in mec_hal_ecia_init()
Dmec_qspi.c247 base->INTR_CTRL = 0; in qspi_intr_clr_dis()
669 base->INTR_CTRL = qien; in qspi_intr_ctrl()
690 base->INTR_CTRL |= msk; in mec_hal_qspi_intr_ctrl_msk()
692 base->INTR_CTRL &= (uint32_t)~msk; in mec_hal_qspi_intr_ctrl_msk()
749 base->INTR_CTRL = ien_mask; in mec_hal_qspi_start()
/hal_microchip-latest/mec/mec1501/component/
Decs.h178 __IOM uint32_t INTR_CTRL; /*!< (@ 0x0018) ECS Interupt Control */ member
/hal_microchip-latest/mec5/devices/common/
Dmec5_ecs_v2_4.h23 …__IOM uint32_t INTR_CTRL; /*!< (@ 0x00000018) ECS interrupt control … member
Dmec5_ecs_v2_5.h23 …__IOM uint32_t INTR_CTRL; /*!< (@ 0x00000018) ECS interrupt control … member
Dmec5_qspi_v2.h39 …__IOM uint32_t INTR_CTRL; /*!< (@ 0x00000018) QSPI interrupt enable … member
Dmec5_qspi_v2_1.h39 …__IOM uint32_t INTR_CTRL; /*!< (@ 0x00000018) QSPI interrupt enable … member