Home
last modified time | relevance | path

Searched refs:DDRCFG (Results 1 – 3 of 3) sorted by relevance

/hal_microchip-latest/mpfs/mpfs_hal/common/nwc/
Dmss_ddr.c494 DDRCFG->DFI.PHY_DFI_INIT_START.PHY_DFI_INIT_START = 0x0U; in ddr_setup()
496 DDRCFG->MC_BASE2.CTRLR_INIT.CTRLR_INIT = 0x0U; in ddr_setup()
503 DDRCFG->DFI.PHY_DFI_INIT_START.PHY_DFI_INIT_START = 0x0U; in ddr_setup()
505 DDRCFG->MC_BASE2.CTRLR_INIT.CTRLR_INIT = 0x0U; in ddr_setup()
578 DDRCFG->DFI.PHY_DFI_INIT_START.PHY_DFI_INIT_START = 0x00000000U; in ddr_setup()
580 DDRCFG->MC_BASE2.CTRLR_INIT.CTRLR_INIT = 0x00000000U; in ddr_setup()
883 DDRCFG->MC_BASE2.CTRLR_SOFT_RESET_N.CTRLR_SOFT_RESET_N =\ in ddr_setup()
885 DDRCFG->MC_BASE2.CTRLR_SOFT_RESET_N.CTRLR_SOFT_RESET_N =\ in ddr_setup()
890 DDRCFG->MC_BASE2.INIT_DISABLE_CKE.INIT_DISABLE_CKE = 0x1; in ddr_setup()
893 DDRCFG->MC_BASE2.INIT_FORCE_RESET.INIT_FORCE_RESET = 0x1; in ddr_setup()
[all …]
Dmss_nwc_init.c33 DDR_CSR_APB_TypeDef * const DDRCFG = ((DDR_CSR_APB_TypeDef *) DDRCFG… variable
Dmss_ddr_sgmii_regs.h5550 extern DDR_CSR_APB_TypeDef * const DDRCFG ;