Home
last modified time | relevance | path

Searched refs:ENDPOINT (Results 1 – 6 of 6) sorted by relevance

/hal_microchip-3.7.0/mpfs/drivers/mss/mss_usb/
Dmss_usb_host_reg_io.h38 return (((USB->ENDPOINT[MSS_USB_CEP].TX_CSR & CSR0L_HOST_STALL_RCVD_MASK) ? in MSS_USBH_CIF_cep_is_rxstall_err()
48 USB->ENDPOINT[MSS_USB_CEP].TX_CSR &= ~CSR0L_HOST_STALL_RCVD_MASK; in MSS_USBH_CIF_cep_clr_rxstall_err()
57 return (((USB->ENDPOINT[MSS_USB_CEP].TX_CSR & CSR0L_HOST_RETRY_ERR_MASK) ? in MSS_USBH_CIF_cep_is_retry_err()
67 USB->ENDPOINT[MSS_USB_CEP].TX_CSR &= ~CSR0L_HOST_RETRY_ERR_MASK; in MSS_USBH_CIF_cep_clr_retry_err()
76 USB->ENDPOINT[MSS_USB_CEP].TX_CSR = 0x0000u; in MSS_USBH_CIF_cep_clr_csr_reg()
85 return (((USB->ENDPOINT[MSS_USB_CEP].TX_CSR & CSR0L_HOST_NAK_TIMEOUT_MASK) ? in MSS_USBH_CIF_cep_is_naktimeout_err()
95 USB->ENDPOINT[MSS_USB_CEP].TX_CSR &= ~CSR0L_HOST_NAK_TIMEOUT_MASK; in MSS_USBH_CIF_cep_clr_naktimeout_err()
108 if ((USB->ENDPOINT[ep_num].TX_CSR) & (TxCSRL_HOST_EPN_TX_PKT_RDY_MASK | in MSS_USBH_CIF_cep_flush_fifo()
111 USB->ENDPOINT[MSS_USB_CEP].TX_CSR |= CSR0H_HOST_FLUSH_FIFO_MASK; in MSS_USBH_CIF_cep_flush_fifo()
121 return (((USB->ENDPOINT[MSS_USB_CEP].TX_CSR & CSR0H_HOST_DATA_TOG_MASK) ? in MSS_USBH_CIF_cep_is_data_tog()
[all …]
Dmss_usb_common_reg_io.h368 USB->ENDPOINT[ep_num].TX_MAX_P = 0u; in MSS_USB_CIF_tx_ep_set_max_pkt()
369 USB->ENDPOINT[ep_num].TX_MAX_P = num_usb_pkt - 1u; in MSS_USB_CIF_tx_ep_set_max_pkt()
370 USB->ENDPOINT[ep_num].TX_MAX_P <<= TX_MAX_P_REG_NUM_USB_PKT_SHIFT; in MSS_USB_CIF_tx_ep_set_max_pkt()
371 USB->ENDPOINT[ep_num].TX_MAX_P |= (max_pkt_size); in MSS_USB_CIF_tx_ep_set_max_pkt()
385 USB->ENDPOINT[ep_num].TX_CSR |= TxCSRL_REG_EPN_TX_PKT_RDY_MASK; in MSS_USB_CIF_tx_ep_set_txpktrdy()
394 return (((USB->ENDPOINT[ep_num].TX_CSR & TxCSRL_REG_EPN_TX_PKT_RDY_MASK) ? in MSS_USB_CIF_tx_ep_is_txpktrdy()
404 USB->ENDPOINT[ep_num].TX_CSR |= TxCSRL_REG_EPN_SEND_STALL_MASK; in MSS_USB_CIF_tx_ep_set_send_stall_bit()
413 USB->ENDPOINT[ep_num].TX_CSR &= ~TxCSRL_REG_EPN_SEND_STALL_MASK; in MSS_USB_CIF_tx_ep_clr_send_stall_bit()
422 USB->ENDPOINT[ep_num].TX_CSR &= ~TxCSRL_REG_EPN_STALL_SENT_MASK; in MSS_USB_CIF_tx_ep_clr_stall_sent_bit()
431 return (uint8_t)(((USB->ENDPOINT[ep_num].TX_CSR & TxCSRL_REG_EPN_STALL_SENT_MASK) ? in MSS_USB_CIF_tx_ep_is_stall_sent_bit()
[all …]
Dmss_usb_host_cif.h407 USB->ENDPOINT[MSS_USB_CEP].TX_CSR &= ~CSR0L_HOST_RX_PKT_RDY_MASK; in MSS_USBH_CIF_cep_clr_rxpktrdy()
413 USB->ENDPOINT[MSS_USB_CEP].TX_CSR |= CSR0L_HOST_IN_PKT_REQ_MASK; in MSS_USBH_CIF_cep_set_request_in_pkt()
418 USB->ENDPOINT[MSS_USB_CEP].TX_CSR |= (CSR0L_HOST_SETUP_PKT_MASK); in MSS_USBH_CIF_cep_set_setuppktonly()
422 USB->ENDPOINT[MSS_USB_CEP].TX_CSR |= (CSR0L_HOST_SETUP_PKT_MASK | in MSS_USBH_CIF_cep_set_setuppktrdy()
428 USB->ENDPOINT[MSS_USB_CEP].TX_CSR |= (CSR0L_HOST_STATUS_PKT_MASK | in MSS_USBH_CIF_cep_set_statuspktrdy_after_out()
434 USB->ENDPOINT[MSS_USB_CEP].TX_CSR |= (CSR0L_HOST_STATUS_PKT_MASK | in MSS_USBH_CIF_cep_set_statuspktrdy_after_in()
440 if(CSR0L_HOST_RX_PKT_RDY_MASK | USB->ENDPOINT[MSS_USB_CEP].TX_CSR) in MSS_USBH_CIF_cep_clr_statusRxpktrdy()
442 USB->ENDPOINT[MSS_USB_CEP].TX_CSR &= ~(CSR0L_HOST_STATUS_PKT_MASK | in MSS_USBH_CIF_cep_clr_statusRxpktrdy()
447 USB->ENDPOINT[MSS_USB_CEP].TX_CSR &= ~(CSR0L_HOST_STATUS_PKT_MASK); in MSS_USBH_CIF_cep_clr_statusRxpktrdy()
453 return(USB->ENDPOINT[MSS_USB_CEP].TX_CSR); in MSS_USBH_CIF_cep_read_csr_reg()
[all …]
Dmss_usb_common_cif.h363 USB->ENDPOINT[ep_num].TX_CSR |= TxCSRL_REG_EPN_FLUSH_FIFO_MASK; in MSS_USB_CIF_tx_ep_flush_fifo()
370 USB->ENDPOINT[ep_num].RX_CSR |= RxCSRL_REG_EPN_FLUSH_FIFO_MASK; in MSS_USB_CIF_rx_ep_flush_fifo()
377 return(((USB->ENDPOINT[ep_num].RX_CSR & RxCSRL_REG_EPN_RX_FIFO_FULL_MASK) ? in MSS_USB_CIF_rx_ep_is_fifo_full()
402 return(((USB->ENDPOINT[ep_num].TX_CSR & TxCSRL_REG_EPN_TX_FIFO_NE_MASK) in MSS_USB_CIF_is_txepfifo_notempty()
Dmss_usb_host_cif.c394 USB->ENDPOINT[MSS_USB_CEP].TX_CSR &= ~ (CSR0L_HOST_IN_PKT_REQ_MASK | in MSS_USBH_CIF_cep_abort_xfr()
Dmss_usb_core_regs.h507 USB_endpoint_regs_t ENDPOINT[16]; member