Home
last modified time | relevance | path

Searched refs:blerdDivider (Results 1 – 2 of 2) sorted by relevance

/hal_infineon-latest/bless/
Dcy_ble_clk.c797 uint16_t blerdDivider; in Cy_BLE_HAL_MxdRadioEnableClocks() local
813 blerdDivider = (uint16_t)CY_BLE_MXD_RADIO_CLK_DIV_4; in Cy_BLE_HAL_MxdRadioEnableClocks()
817 blerdDivider = (uint16_t)sysClkDiv; in Cy_BLE_HAL_MxdRadioEnableClocks()
818 blellDivider = (uint16_t)CY_BLE_MXD_RADIO_CLK_DIV_4 - blerdDivider; in Cy_BLE_HAL_MxdRadioEnableClocks()
830 blerdDivider = (uint16_t)CY_BLE_MXD_RADIO_CLK_DIV_2; in Cy_BLE_HAL_MxdRadioEnableClocks()
834 blerdDivider = (uint16_t)sysClkDiv; in Cy_BLE_HAL_MxdRadioEnableClocks()
835 blellDivider = (uint16_t)CY_BLE_MXD_RADIO_CLK_DIV_2 - blerdDivider; in Cy_BLE_HAL_MxdRadioEnableClocks()
844 temp |= (uint16_t)(blerdDivider << CY_BLE_RF_DCXO_BUF_CFG_REG_CLK_DIV_SHIFT); in Cy_BLE_HAL_MxdRadioEnableClocks()
850 ecoSysDivider = (uint16_t)sysClkDiv - blerdDivider; in Cy_BLE_HAL_MxdRadioEnableClocks()
/hal_infineon-latest/mtb-pdl-cat1/drivers/source/
Dcy_ble_clk.c807 uint16_t blerdDivider; in Cy_BLE_HAL_MxdRadioEnableClocks() local
823 blerdDivider = (uint16_t)CY_BLE_MXD_RADIO_CLK_DIV_4; in Cy_BLE_HAL_MxdRadioEnableClocks()
827 blerdDivider = (uint16_t)sysClkDiv; in Cy_BLE_HAL_MxdRadioEnableClocks()
828 blellDivider = (uint16_t)CY_BLE_MXD_RADIO_CLK_DIV_4 - blerdDivider; in Cy_BLE_HAL_MxdRadioEnableClocks()
840 blerdDivider = (uint16_t)CY_BLE_MXD_RADIO_CLK_DIV_2; in Cy_BLE_HAL_MxdRadioEnableClocks()
844 blerdDivider = (uint16_t)sysClkDiv; in Cy_BLE_HAL_MxdRadioEnableClocks()
845 blellDivider = (uint16_t)CY_BLE_MXD_RADIO_CLK_DIV_2 - blerdDivider; in Cy_BLE_HAL_MxdRadioEnableClocks()
854 temp |= (uint16_t)(blerdDivider << CY_BLE_RF_DCXO_BUF_CFG_REG_CLK_DIV_SHIFT); in Cy_BLE_HAL_MxdRadioEnableClocks()
860 ecoSysDivider = (uint16_t)sysClkDiv - blerdDivider; in Cy_BLE_HAL_MxdRadioEnableClocks()