Home
last modified time | relevance | path

Searched refs:SRSS_CLK_OUTPUT_SLOW_SLOW_SEL0_Pos (Results 1 – 5 of 5) sorted by relevance

/hal_infineon-latest/mtb-pdl-cat1/devices/COMPONENT_CAT1A/include/ip/
Dcyip_srss.h364 #define SRSS_CLK_OUTPUT_SLOW_SLOW_SEL0_Pos 0UL macro
/hal_infineon-latest/mtb-pdl-cat1/devices/COMPONENT_CAT1C/include/ip/
Dcyip_srss_v3_2.h555 #define SRSS_CLK_OUTPUT_SLOW_SLOW_SEL0_Pos 0UL macro
Dcyip_srss_v3_3.h613 #define SRSS_CLK_OUTPUT_SLOW_SLOW_SEL0_Pos 0UL macro
/hal_infineon-latest/mtb-pdl-cat1/devices/COMPONENT_CAT1B/include/ip/
Dcyip_srss.h681 #define SRSS_CLK_OUTPUT_SLOW_SLOW_SEL0_Pos 0UL macro
/hal_infineon-latest/mtb-pdl-cat1/devices/COMPONENT_CAT1A/include/
Dtviibe_remaps.h266 #define SRSS_CLK_OUTPUT_SLOW_SLOW_SEL0_Pos SRSS_V2_CLK_OUTPUT_SLOW_SLOW_SEL0_Pos macro
807 #define SRSS_CLK_OUTPUT_SLOW_SLOW_SEL0_Pos SRSS_V3_CLK_OUTPUT_SLOW_SLOW_SEL0_Pos macro