Home
last modified time | relevance | path

Searched refs:P2_2_TCPWM0_LINE0 (Results 1 – 14 of 14) sorted by relevance

/hal_infineon-latest/mtb-pdl-cat1/devices/COMPONENT_CAT1A/include/
Dgpio_psoc6_03_49_wlcsp.h352 P2_2_TCPWM0_LINE0 = 8, /* Digital Active - tcpwm[0].line[0]:1 */ enumerator
Dgpio_psoc6_03_68_qfn.h469 P2_2_TCPWM0_LINE0 = 8, /* Digital Active - tcpwm[0].line[0]:1 */ enumerator
Dgpio_psoc6_04_64_tqfp.h510 P2_2_TCPWM0_LINE0 = 8, /* Digital Active - tcpwm[0].line[0]:1 */ enumerator
Dgpio_psoc6_04_68_qfn.h516 P2_2_TCPWM0_LINE0 = 8, /* Digital Active - tcpwm[0].line[0]:1 */ enumerator
Dgpio_psoc6_03_100_tqfp.h511 P2_2_TCPWM0_LINE0 = 8, /* Digital Active - tcpwm[0].line[0]:1 */ enumerator
Dgpio_psoc6_04_80_m_csp.h573 P2_2_TCPWM0_LINE0 = 8, /* Digital Active - tcpwm[0].line[0]:1 */ enumerator
Dgpio_psoc6_04_80_tqfp.h559 P2_2_TCPWM0_LINE0 = 8, /* Digital Active - tcpwm[0].line[0]:1 */ enumerator
/hal_infineon-latest/mtb-hal-cat1/COMPONENT_CAT1A/source/pin_packages/
Dcyhal_psoc6_03_49_wlcsp.c431 {0u, 0u, P2_2, P2_2_TCPWM0_LINE0},
Dcyhal_psoc6_03_68_qfn.c480 {0u, 0u, P2_2, P2_2_TCPWM0_LINE0},
Dcyhal_psoc6_03_100_tqfp.c513 {0u, 0u, P2_2, P2_2_TCPWM0_LINE0},
Dcyhal_psoc6_04_80_m_csp.c469 {0u, 0u, P2_2, P2_2_TCPWM0_LINE0},
Dcyhal_psoc6_04_64_tqfp.c465 {0u, 0u, P2_2, P2_2_TCPWM0_LINE0},
Dcyhal_psoc6_04_80_tqfp.c469 {0u, 0u, P2_2, P2_2_TCPWM0_LINE0},
Dcyhal_psoc6_04_68_qfn.c459 {0u, 0u, P2_2, P2_2_TCPWM0_LINE0},