Home
last modified time | relevance | path

Searched refs:P10_0_TCPWM0_LINE2 (Results 1 – 14 of 14) sorted by relevance

/hal_infineon-latest/mtb-pdl-cat1/devices/COMPONENT_CAT1A/include/
Dgpio_psoc6_03_49_wlcsp.h650 P10_0_TCPWM0_LINE2 = 8, /* Digital Active - tcpwm[0].line[2]:5 */ enumerator
Dgpio_psoc6_03_68_qfn.h878 P10_0_TCPWM0_LINE2 = 8, /* Digital Active - tcpwm[0].line[2]:5 */ enumerator
Dgpio_psoc6_04_64_tqfp.h944 P10_0_TCPWM0_LINE2 = 8, /* Digital Active - tcpwm[0].line[2]:4 */ enumerator
Dgpio_psoc6_04_68_qfn.h939 P10_0_TCPWM0_LINE2 = 8, /* Digital Active - tcpwm[0].line[2]:4 */ enumerator
Dgpio_psoc6_03_100_tqfp.h1023 P10_0_TCPWM0_LINE2 = 8, /* Digital Active - tcpwm[0].line[2]:5 */ enumerator
Dgpio_psoc6_04_80_m_csp.h1052 P10_0_TCPWM0_LINE2 = 8, /* Digital Active - tcpwm[0].line[2]:4 */ enumerator
Dgpio_psoc6_04_80_tqfp.h1038 P10_0_TCPWM0_LINE2 = 8, /* Digital Active - tcpwm[0].line[2]:4 */ enumerator
/hal_infineon-latest/mtb-hal-cat1/COMPONENT_CAT1A/source/pin_packages/
Dcyhal_psoc6_03_49_wlcsp.c453 {0u, 2u, P10_0, P10_0_TCPWM0_LINE2},
Dcyhal_psoc6_03_68_qfn.c508 {0u, 2u, P10_0, P10_0_TCPWM0_LINE2},
Dcyhal_psoc6_03_100_tqfp.c549 {0u, 2u, P10_0, P10_0_TCPWM0_LINE2},
Dcyhal_psoc6_04_80_m_csp.c498 {0u, 2u, P10_0, P10_0_TCPWM0_LINE2},
Dcyhal_psoc6_04_64_tqfp.c494 {0u, 2u, P10_0, P10_0_TCPWM0_LINE2},
Dcyhal_psoc6_04_80_tqfp.c498 {0u, 2u, P10_0, P10_0_TCPWM0_LINE2},
Dcyhal_psoc6_04_68_qfn.c487 {0u, 2u, P10_0, P10_0_TCPWM0_LINE2},