Home
last modified time | relevance | path

Searched refs:P0_5_TCPWM0_LINE_COMPL2 (Results 1 – 25 of 37) sorted by relevance

12

/hal_infineon-latest/mtb-pdl-cat1/devices/COMPONENT_CAT1A/include/
Dgpio_psoc6_03_68_qfn.h427 P0_5_TCPWM0_LINE_COMPL2 = 8, /* Digital Active - tcpwm[0].line_compl[2]:0 */ enumerator
Dgpio_psoc6_04_64_tqfp.h467 P0_5_TCPWM0_LINE_COMPL2 = 8, /* Digital Active - tcpwm[0].line_compl[2]:0 */ enumerator
Dgpio_psoc6_04_68_qfn.h473 P0_5_TCPWM0_LINE_COMPL2 = 8, /* Digital Active - tcpwm[0].line_compl[2]:0 */ enumerator
Dgpio_psoc6_01_68_qfn_ble.h447 P0_5_TCPWM0_LINE_COMPL2 = 8, /* Digital Active - tcpwm[0].line_compl[2]:0 */ enumerator
Dgpio_psoc6_03_100_tqfp.h469 P0_5_TCPWM0_LINE_COMPL2 = 8, /* Digital Active - tcpwm[0].line_compl[2]:0 */ enumerator
Dgpio_psoc6_04_80_m_csp.h512 P0_5_TCPWM0_LINE_COMPL2 = 8, /* Digital Active - tcpwm[0].line_compl[2]:0 */ enumerator
Dgpio_psoc6_04_80_tqfp.h498 P0_5_TCPWM0_LINE_COMPL2 = 8, /* Digital Active - tcpwm[0].line_compl[2]:0 */ enumerator
Dgpio_psoc6_02_68_qfn.h499 P0_5_TCPWM0_LINE_COMPL2 = 8, /* Digital Active - tcpwm[0].line_compl[2]:0 */ enumerator
Dgpio_psoc6_01_80_wlcsp.h567 P0_5_TCPWM0_LINE_COMPL2 = 8, /* Digital Active - tcpwm[0].line_compl[2]:0 */ enumerator
Dgpio_psoc6_01_104_m_csp_ble.h581 P0_5_TCPWM0_LINE_COMPL2 = 8, /* Digital Active - tcpwm[0].line_compl[2]:0 */ enumerator
/hal_infineon-latest/mtb-hal-cat1/COMPONENT_CAT1A/source/pin_packages/
Dcyhal_psoc6_01_43_smt.c628 {0u, 2u, P0_5, P0_5_TCPWM0_LINE_COMPL2},
Dcyhal_psoc6_03_68_qfn.c532 {0u, 2u, P0_5, P0_5_TCPWM0_LINE_COMPL2},
Dcyhal_psoc6_01_68_qfn_ble.c659 {0u, 2u, P0_5, P0_5_TCPWM0_LINE_COMPL2},
Dcyhal_psoc6_03_100_tqfp.c577 {0u, 2u, P0_5, P0_5_TCPWM0_LINE_COMPL2},
Dcyhal_psoc6_04_80_m_csp.c522 {0u, 2u, P0_5, P0_5_TCPWM0_LINE_COMPL2},
Dcyhal_psoc6_04_64_tqfp.c518 {0u, 2u, P0_5, P0_5_TCPWM0_LINE_COMPL2},
Dcyhal_psoc6_04_80_tqfp.c522 {0u, 2u, P0_5, P0_5_TCPWM0_LINE_COMPL2},
Dcyhal_psoc6_04_68_qfn.c511 {0u, 2u, P0_5, P0_5_TCPWM0_LINE_COMPL2},
Dcyhal_psoc6_02_68_qfn.c644 {0u, 2u, P0_5, P0_5_TCPWM0_LINE_COMPL2},
Dcyhal_psoc6_01_80_wlcsp.c747 {0u, 2u, P0_5, P0_5_TCPWM0_LINE_COMPL2},
Dcyhal_psoc6_01_104_m_csp_ble.c789 {0u, 2u, P0_5, P0_5_TCPWM0_LINE_COMPL2},
Dcyhal_psoc6_01_104_m_csp_ble_usb.c786 {0u, 2u, P0_5, P0_5_TCPWM0_LINE_COMPL2},
Dcyhal_psoc6_01_116_bga_ble.c814 {0u, 2u, P0_5, P0_5_TCPWM0_LINE_COMPL2},
Dcyhal_psoc6_01_116_bga_usb.c805 {0u, 2u, P0_5, P0_5_TCPWM0_LINE_COMPL2},
Dcyhal_psoc6_01_124_bga_sip.c832 {0u, 2u, P0_5, P0_5_TCPWM0_LINE_COMPL2},

12