Home
last modified time | relevance | path

Searched refs:BLE_BLESS_INTR_STAT (Results 1 – 5 of 5) sorted by relevance

/hal_infineon-latest/bless/
Dcy_ble_hal_int.c49 if(((BLE_BLESS_INTR_STAT & BLE_BLESS_INTR_STAT_DSM_ENTERED_INTR_Msk) != 0u) && in Cy_BLE_IntrNotifyIsrHandler()
55 if(((BLE_BLESS_INTR_STAT & BLE_BLESS_INTR_STAT_DSM_EXITED_INTR_Msk) != 0u) && in Cy_BLE_IntrNotifyIsrHandler()
61 if(((BLE_BLESS_INTR_STAT & BLE_BLESS_INTR_STAT_LL_INTR_Msk) != 0u)) in Cy_BLE_IntrNotifyIsrHandler()
Dcy_ble_clk.c388 BLE_BLESS_INTR_STAT |= BLE_BLESS_INTR_STAT_BLERD_ACTIVE_INTR_Msk; in Cy_BLE_EcoConfigure()
/hal_infineon-latest/mtb-pdl-cat1/drivers/source/
Dcy_ble_clk.c393 BLE_BLESS_INTR_STAT |= BLE_BLESS_INTR_STAT_BLERD_ACTIVE_INTR_Msk; in Cy_BLE_EcoConfigure()
/hal_infineon-latest/mtb-pdl-cat1/devices/COMPONENT_CAT1A/include/
Dcy_device.h1930 #define BLE_BLESS_INTR_STAT (((BLE_V1_Type *) BLE_BASE)->BLESS.INTR_STAT) macro
/hal_infineon-latest/mtb-pdl-cat1/devices/COMPONENT_CAT1C/include/
Dcy_device.h2321 #define BLE_BLESS_INTR_STAT (((BLE_V1_Type *) BLE_BASE)->BLESS.INTR_STAT) macro