Home
last modified time | relevance | path

Searched refs:P1_5 (Results 1 – 25 of 26) sorted by relevance

12

/hal_infineon-3.6.0/mtb-hal-cat1/COMPONENT_CAT1B/source/pin_packages/
Dcyhal_cyw20829_56_qfn.c128 {0u, 5u, P1_5, P1_5_KEYSCAN_KS_COL5},
165 {0u, 1u, P1_5, P1_5_LIN0_LIN_RX1},
408 {0u, 0u, P1_5, P1_5_TCPWM0_LINE0},
409 {1u, 5u, P1_5, P1_5_TCPWM0_LINE261},
Dcyhal_cyw20829a0_56_qfn.c126 {0u, 5u, P1_5, P1_5_KEYSCAN_KS_COL5},
163 {0u, 1u, P1_5, P1_5_LIN0_LIN_RX1},
402 {0u, 0u, P1_5, P1_5_TCPWM0_LINE0},
403 {1u, 5u, P1_5, P1_5_TCPWM0_LINE261},
/hal_infineon-3.6.0/mtb-hal-cat1/COMPONENT_CAT1A/source/pin_packages/
Dcyhal_psoc6_01_80_wlcsp.c446 {7u, 0u, P1_5, P1_5_SCB7_SPI_SELECT2},
541 {7u, 0u, P1_5, P1_5_SCB7_SPI_SELECT2},
751 {0u, 5u, P1_5, P1_5_TCPWM0_LINE_COMPL5},
752 {1u, 14u, P1_5, P1_5_TCPWM1_LINE_COMPL14},
Dcyhal_psoc6_01_104_m_csp_ble.c462 {7u, 0u, P1_5, P1_5_SCB7_SPI_SELECT2},
566 {7u, 0u, P1_5, P1_5_SCB7_SPI_SELECT2},
795 {0u, 5u, P1_5, P1_5_TCPWM0_LINE_COMPL5},
796 {1u, 14u, P1_5, P1_5_TCPWM1_LINE_COMPL14},
Dcyhal_psoc6_01_104_m_csp_ble_usb.c461 {7u, 0u, P1_5, P1_5_SCB7_SPI_SELECT2},
564 {7u, 0u, P1_5, P1_5_SCB7_SPI_SELECT2},
790 {0u, 5u, P1_5, P1_5_TCPWM0_LINE_COMPL5},
791 {1u, 14u, P1_5, P1_5_TCPWM1_LINE_COMPL14},
Dcyhal_psoc6_01_116_bga_ble.c466 {7u, 0u, P1_5, P1_5_SCB7_SPI_SELECT2},
576 {7u, 0u, P1_5, P1_5_SCB7_SPI_SELECT2},
820 {0u, 5u, P1_5, P1_5_TCPWM0_LINE_COMPL5},
821 {1u, 14u, P1_5, P1_5_TCPWM1_LINE_COMPL14},
Dcyhal_psoc6_01_124_bga_sip.c471 {7u, 0u, P1_5, P1_5_SCB7_SPI_SELECT2},
586 {7u, 0u, P1_5, P1_5_SCB7_SPI_SELECT2},
838 {0u, 5u, P1_5, P1_5_TCPWM0_LINE_COMPL5},
839 {1u, 14u, P1_5, P1_5_TCPWM1_LINE_COMPL14},
Dcyhal_psoc6_02_100_wlcsp.c365 {7u, 0u, P1_5, P1_5_SCB7_SPI_SELECT2},
477 {7u, 0u, P1_5, P1_5_SCB7_SPI_SELECT2},
799 {0u, 5u, P1_5, P1_5_TCPWM0_LINE_COMPL5},
800 {1u, 14u, P1_5, P1_5_TCPWM1_LINE_COMPL14},
Dcyhal_psoc6_01_124_bga.c495 {7u, 0u, P1_5, P1_5_SCB7_SPI_SELECT2},
625 {7u, 0u, P1_5, P1_5_SCB7_SPI_SELECT2},
906 {0u, 5u, P1_5, P1_5_TCPWM0_LINE_COMPL5},
907 {1u, 14u, P1_5, P1_5_TCPWM1_LINE_COMPL14},
Dcyhal_psoc6_02_124_bga.c389 {7u, 0u, P1_5, P1_5_SCB7_SPI_SELECT2},
519 {7u, 0u, P1_5, P1_5_SCB7_SPI_SELECT2},
882 {0u, 5u, P1_5, P1_5_TCPWM0_LINE_COMPL5},
883 {1u, 14u, P1_5, P1_5_TCPWM1_LINE_COMPL14},
Dcyhal_psoc6_02_128_tqfp.c391 {7u, 0u, P1_5, P1_5_SCB7_SPI_SELECT2},
523 {7u, 0u, P1_5, P1_5_SCB7_SPI_SELECT2},
890 {0u, 5u, P1_5, P1_5_TCPWM0_LINE_COMPL5},
891 {1u, 14u, P1_5, P1_5_TCPWM1_LINE_COMPL14},
/hal_infineon-3.6.0/XMCLib/drivers/inc/
Dxmc1_gpio_map.h183 #define P1_5 XMC_GPIO_PORT1, 5 macro
375 #define P1_5 XMC_GPIO_PORT1, 5 macro
499 #define P1_5 XMC_GPIO_PORT1, 5 macro
713 #define P1_5 XMC_GPIO_PORT1, 5 macro
1070 #define P1_5 XMC_GPIO_PORT1, 5 macro
1374 #define P1_5 XMC_GPIO_PORT1, 5 macro
1841 #define P1_5 XMC_GPIO_PORT1, 5 macro
2092 #define P1_5 XMC_GPIO_PORT1, 5 macro
2390 #define P1_5 XMC_GPIO_PORT1, 5 macro
2806 #define P1_5 XMC_GPIO_PORT1, 5 macro
[all …]
Dxmc4_gpio_map.h97 #define P1_5 XMC_GPIO_PORT1, 5 macro
257 #define P1_5 XMC_GPIO_PORT1, 5 macro
371 #define P1_5 XMC_GPIO_PORT1, 5 macro
525 #define P1_5 XMC_GPIO_PORT1, 5 macro
634 #define P1_5 XMC_GPIO_PORT1, 5 macro
761 #define P1_5 XMC_GPIO_PORT1, 5 macro
854 #define P1_5 XMC_GPIO_PORT1, 5 macro
1014 #define P1_5 XMC_GPIO_PORT1, 5 macro
1129 #define P1_5 XMC_GPIO_PORT1, 5 macro
1402 #define P1_5 XMC_GPIO_PORT1, 5 macro
[all …]
/hal_infineon-3.6.0/mtb-hal-cat1/COMPONENT_CAT1B/include/pin_packages/
Dcyhal_cyw20829_56_qfn.h67 P1_5 = CYHAL_GET_GPIO(CYHAL_PORT_1, 5), //!< Port 1 Pin 5 enumerator
Dcyhal_cyw20829a0_56_qfn.h67 P1_5 = CYHAL_GET_GPIO(CYHAL_PORT_1, 5), //!< Port 1 Pin 5 enumerator
/hal_infineon-3.6.0/mtb-hal-cat1/COMPONENT_CAT1A/include/pin_packages/
Dcyhal_psoc6_01_80_wlcsp.h65 P1_5 = CYHAL_GET_GPIO(CYHAL_PORT_1, 5), //!< Port 1 Pin 5 enumerator
Dcyhal_psoc6_01_104_m_csp_ble.h66 P1_5 = CYHAL_GET_GPIO(CYHAL_PORT_1, 5), //!< Port 1 Pin 5 enumerator
Dcyhal_psoc6_02_100_wlcsp.h65 P1_5 = CYHAL_GET_GPIO(CYHAL_PORT_1, 5), //!< Port 1 Pin 5 enumerator
Dcyhal_psoc6_01_104_m_csp_ble_usb.h65 P1_5 = CYHAL_GET_GPIO(CYHAL_PORT_1, 5), //!< Port 1 Pin 5 enumerator
Dcyhal_psoc6_01_116_bga_ble.h67 P1_5 = CYHAL_GET_GPIO(CYHAL_PORT_1, 5), //!< Port 1 Pin 5 enumerator
Dcyhal_psoc6_01_124_bga_sip.h67 P1_5 = CYHAL_GET_GPIO(CYHAL_PORT_1, 5), //!< Port 1 Pin 5 enumerator
Dcyhal_psoc6_02_124_bga.h67 P1_5 = CYHAL_GET_GPIO(CYHAL_PORT_1, 5), //!< Port 1 Pin 5 enumerator
Dcyhal_psoc6_02_128_tqfp.h67 P1_5 = CYHAL_GET_GPIO(CYHAL_PORT_1, 5), //!< Port 1 Pin 5 enumerator
Dcyhal_psoc6_01_124_bga.h67 P1_5 = CYHAL_GET_GPIO(CYHAL_PORT_1, 5), //!< Port 1 Pin 5 enumerator
/hal_infineon-3.6.0/mtb-hal-cat1/COMPONENT_CAT1C/source/pin_packages/
Dcyhal_xmc7200_320_bga.c445 {0u, 8u, P1_5, P1_5_LIN0_LIN_TX8},
714 {8u, 0u, P1_5, P1_5_SCB8_I2C_SDA},
798 {8u, 0u, P1_5, P1_5_SCB8_SPI_MOSI},
973 {8u, 0u, P1_5, P1_5_SCB8_SPI_MOSI},
1164 {8u, 0u, P1_5, P1_5_SCB8_UART_TX},

12