Home
last modified time | relevance | path

Searched refs:P4_1 (Results 1 – 12 of 12) sorted by relevance

/hal_infineon-3.4.0/mtb-hal-cat1/COMPONENT_PSOC6HAL/COMPONENT_CAT1B/source/pin_packages/
Dcyhal_cyw20829_40_qfn.c85 {0u, 3u, P4_1, P4_1_KEYSCAN_KS_ROW3},
148 {0u, 0u, P4_1, P4_1_SCB0_I2C_SDA},
162 {0u, 0u, P4_1, P4_1_SCB0_SPI_MISO},
205 {0u, 0u, P4_1, P4_1_SCB0_SPI_MISO},
307 {0u, 0u, P4_1, P4_1_TCPWM0_LINE0},
308 {1u, 6u, P4_1, P4_1_TCPWM0_LINE262},
Dcyhal_cyw20829_56_qfn.c109 {0u, 3u, P4_1, P4_1_KEYSCAN_KS_ROW3},
181 {0u, 0u, P4_1, P4_1_SCB0_I2C_SDA},
196 {0u, 0u, P4_1, P4_1_SCB0_SPI_MISO},
247 {0u, 0u, P4_1, P4_1_SCB0_SPI_MISO},
369 {0u, 0u, P4_1, P4_1_TCPWM0_LINE0},
370 {1u, 6u, P4_1, P4_1_TCPWM0_LINE262},
/hal_infineon-3.4.0/mtb-hal-cat1/COMPONENT_PSOC6HAL/COMPONENT_CAT1A/source/pin_packages/
Dcyhal_psoc6_01_124_bga.c158 {0u, 0u, P4_1, P4_1_BLESS_MXD_DPSLP_RCB_LE},
260 {0u, 9u, P4_1, P4_1_PERI_TR_IO_INPUT9},
321 {7u, 0u, P4_1, P4_1_SCB7_I2C_SDA},
362 {7u, 0u, P4_1, P4_1_SCB7_SPI_MISO},
492 {7u, 0u, P4_1, P4_1_SCB7_SPI_MISO},
657 {7u, 0u, P4_1, P4_1_SCB7_UART_TX},
865 {0u, 5u, P4_1, P4_1_TCPWM0_LINE_COMPL5},
866 {1u, 22u, P4_1, P4_1_TCPWM1_LINE_COMPL22},
Dcyhal_psoc6_02_124_bga.c146 {0u, 9u, P4_1, P4_1_PERI_TR_IO_INPUT9},
212 {7u, 0u, P4_1, P4_1_SCB7_I2C_SDA},
256 {7u, 0u, P4_1, P4_1_SCB7_SPI_MISO},
386 {7u, 0u, P4_1, P4_1_SCB7_SPI_MISO},
564 {7u, 0u, P4_1, P4_1_SCB7_UART_TX},
841 {0u, 5u, P4_1, P4_1_TCPWM0_LINE_COMPL5},
842 {1u, 22u, P4_1, P4_1_TCPWM1_LINE_COMPL22},
Dcyhal_psoc6_02_128_tqfp.c146 {0u, 9u, P4_1, P4_1_PERI_TR_IO_INPUT9},
212 {7u, 0u, P4_1, P4_1_SCB7_I2C_SDA},
257 {7u, 0u, P4_1, P4_1_SCB7_SPI_MISO},
389 {7u, 0u, P4_1, P4_1_SCB7_SPI_MISO},
570 {7u, 0u, P4_1, P4_1_SCB7_UART_TX},
849 {0u, 5u, P4_1, P4_1_TCPWM0_LINE_COMPL5},
850 {1u, 22u, P4_1, P4_1_TCPWM1_LINE_COMPL22},
/hal_infineon-3.4.0/mtb-hal-cat1/COMPONENT_PSOC6HAL/COMPONENT_CAT1B/include/pin_packages/
Dcyhal_cyw20829_40_qfn.h75 P4_1 = CYHAL_GET_GPIO(CYHAL_PORT_4, 1), //!< Port 4 Pin 1 enumerator
Dcyhal_cyw20829_56_qfn.h87 P4_1 = CYHAL_GET_GPIO(CYHAL_PORT_4, 1), //!< Port 4 Pin 1 enumerator
/hal_infineon-3.4.0/mtb-hal-cat1/COMPONENT_PSOC6HAL/COMPONENT_CAT1A/include/pin_packages/
Dcyhal_psoc6_02_124_bga.h86 P4_1 = CYHAL_GET_GPIO(CYHAL_PORT_4, 1), //!< Port 4 Pin 1 enumerator
Dcyhal_psoc6_02_128_tqfp.h86 P4_1 = CYHAL_GET_GPIO(CYHAL_PORT_4, 1), //!< Port 4 Pin 1 enumerator
Dcyhal_psoc6_01_124_bga.h86 P4_1 = CYHAL_GET_GPIO(CYHAL_PORT_4, 1), //!< Port 4 Pin 1 enumerator
/hal_infineon-3.4.0/XMCLib/drivers/inc/
Dxmc4_gpio_map.h1161 #define P4_1 XMC_GPIO_PORT4, 1 macro
1434 #define P4_1 XMC_GPIO_PORT4, 1 macro
1873 #define P4_1 XMC_GPIO_PORT4, 1 macro
2302 #define P4_1 XMC_GPIO_PORT4, 1 macro
2775 #define P4_1 XMC_GPIO_PORT4, 1 macro
3104 #define P4_1 XMC_GPIO_PORT4, 1 macro
3577 #define P4_1 XMC_GPIO_PORT4, 1 macro
3876 #define P4_1 XMC_GPIO_PORT4, 1 macro
4181 #define P4_1 XMC_GPIO_PORT4, 1 macro
4632 #define P4_1 XMC_GPIO_PORT4, 1 macro
[all …]
Dxmc1_gpio_map.h3012 #define P4_1 XMC_GPIO_PORT4, 1 macro
3627 #define P4_1 XMC_GPIO_PORT4, 1 macro
4507 #define P4_1 XMC_GPIO_PORT4, 1 macro
5474 #define P4_1 XMC_GPIO_PORT4, 1 macro
5741 #define P4_1 XMC_GPIO_PORT4, 1 macro
6828 #define P4_1 XMC_GPIO_PORT4, 1 macro