Home
last modified time | relevance | path

Searched refs:P4_0 (Results 1 – 12 of 12) sorted by relevance

/hal_infineon-3.4.0/mtb-hal-cat1/COMPONENT_PSOC6HAL/COMPONENT_CAT1B/source/pin_packages/
Dcyhal_cyw20829_40_qfn.c84 {0u, 2u, P4_0, P4_0_KEYSCAN_KS_ROW2},
141 {0u, 0u, P4_0, P4_0_SCB0_I2C_SCL},
169 {0u, 0u, P4_0, P4_0_SCB0_SPI_MOSI},
212 {0u, 0u, P4_0, P4_0_SCB0_SPI_MOSI},
240 {2u, 0u, P4_0, P4_0_SCB2_UART_CTS},
325 {0u, 1u, P4_0, P4_0_TCPWM0_LINE_COMPL1},
326 {1u, 5u, P4_0, P4_0_TCPWM0_LINE_COMPL261},
Dcyhal_cyw20829_56_qfn.c108 {0u, 2u, P4_0, P4_0_KEYSCAN_KS_ROW2},
173 {0u, 0u, P4_0, P4_0_SCB0_I2C_SCL},
204 {0u, 0u, P4_0, P4_0_SCB0_SPI_MOSI},
255 {0u, 0u, P4_0, P4_0_SCB0_SPI_MOSI},
290 {2u, 0u, P4_0, P4_0_SCB2_UART_CTS},
401 {0u, 1u, P4_0, P4_0_TCPWM0_LINE_COMPL1},
402 {1u, 5u, P4_0, P4_0_TCPWM0_LINE_COMPL261},
/hal_infineon-3.4.0/mtb-hal-cat1/COMPONENT_PSOC6HAL/COMPONENT_CAT1A/source/pin_packages/
Dcyhal_psoc6_01_124_bga.c148 {0u, 0u, P4_0, P4_0_BLESS_MXD_DPSLP_RCB_CLK},
259 {0u, 8u, P4_0, P4_0_PERI_TR_IO_INPUT8},
300 {7u, 0u, P4_0, P4_0_SCB7_I2C_SCL},
383 {7u, 0u, P4_0, P4_0_SCB7_SPI_MOSI},
513 {7u, 0u, P4_0, P4_0_SCB7_SPI_MOSI},
638 {7u, 0u, P4_0, P4_0_SCB7_UART_RX},
763 {0u, 5u, P4_0, P4_0_TCPWM0_LINE5},
764 {1u, 22u, P4_0, P4_0_TCPWM1_LINE22},
Dcyhal_psoc6_02_124_bga.c145 {0u, 8u, P4_0, P4_0_PERI_TR_IO_INPUT8},
187 {7u, 0u, P4_0, P4_0_SCB7_I2C_SCL},
277 {7u, 0u, P4_0, P4_0_SCB7_SPI_MOSI},
407 {7u, 0u, P4_0, P4_0_SCB7_SPI_MOSI},
541 {7u, 0u, P4_0, P4_0_SCB7_UART_RX},
739 {0u, 5u, P4_0, P4_0_TCPWM0_LINE5},
740 {1u, 22u, P4_0, P4_0_TCPWM1_LINE22},
Dcyhal_psoc6_02_128_tqfp.c145 {0u, 8u, P4_0, P4_0_PERI_TR_IO_INPUT8},
187 {7u, 0u, P4_0, P4_0_SCB7_I2C_SCL},
278 {7u, 0u, P4_0, P4_0_SCB7_SPI_MOSI},
410 {7u, 0u, P4_0, P4_0_SCB7_SPI_MOSI},
547 {7u, 0u, P4_0, P4_0_SCB7_UART_RX},
745 {0u, 5u, P4_0, P4_0_TCPWM0_LINE5},
746 {1u, 22u, P4_0, P4_0_TCPWM1_LINE22},
/hal_infineon-3.4.0/mtb-hal-cat1/COMPONENT_PSOC6HAL/COMPONENT_CAT1B/include/pin_packages/
Dcyhal_cyw20829_40_qfn.h74 P4_0 = CYHAL_GET_GPIO(CYHAL_PORT_4, 0), //!< Port 4 Pin 0 enumerator
Dcyhal_cyw20829_56_qfn.h86 P4_0 = CYHAL_GET_GPIO(CYHAL_PORT_4, 0), //!< Port 4 Pin 0 enumerator
/hal_infineon-3.4.0/mtb-hal-cat1/COMPONENT_PSOC6HAL/COMPONENT_CAT1A/include/pin_packages/
Dcyhal_psoc6_02_124_bga.h85 P4_0 = CYHAL_GET_GPIO(CYHAL_PORT_4, 0), //!< Port 4 Pin 0 enumerator
Dcyhal_psoc6_02_128_tqfp.h85 P4_0 = CYHAL_GET_GPIO(CYHAL_PORT_4, 0), //!< Port 4 Pin 0 enumerator
Dcyhal_psoc6_01_124_bga.h85 P4_0 = CYHAL_GET_GPIO(CYHAL_PORT_4, 0), //!< Port 4 Pin 0 enumerator
/hal_infineon-3.4.0/XMCLib/drivers/inc/
Dxmc4_gpio_map.h1160 #define P4_0 XMC_GPIO_PORT4, 0 macro
1433 #define P4_0 XMC_GPIO_PORT4, 0 macro
1872 #define P4_0 XMC_GPIO_PORT4, 0 macro
2301 #define P4_0 XMC_GPIO_PORT4, 0 macro
2774 #define P4_0 XMC_GPIO_PORT4, 0 macro
3103 #define P4_0 XMC_GPIO_PORT4, 0 macro
3576 #define P4_0 XMC_GPIO_PORT4, 0 macro
3875 #define P4_0 XMC_GPIO_PORT4, 0 macro
4180 #define P4_0 XMC_GPIO_PORT4, 0 macro
4631 #define P4_0 XMC_GPIO_PORT4, 0 macro
[all …]
Dxmc1_gpio_map.h3011 #define P4_0 XMC_GPIO_PORT4, 0 macro
3626 #define P4_0 XMC_GPIO_PORT4, 0 macro
4506 #define P4_0 XMC_GPIO_PORT4, 0 macro
5473 #define P4_0 XMC_GPIO_PORT4, 0 macro
5740 #define P4_0 XMC_GPIO_PORT4, 0 macro
6827 #define P4_0 XMC_GPIO_PORT4, 0 macro