Home
last modified time | relevance | path

Searched refs:P2_3 (Results 1 – 25 of 28) sorted by relevance

12

/hal_infineon-3.4.0/mtb-hal-cat1/COMPONENT_PSOC6HAL/COMPONENT_CAT1A/source/pin_packages/
Dcyhal_psoc6_03_49_wlcsp.c157 {1u, 0u, P2_3, P2_3_SCB1_SPI_SELECT0},
222 {1u, 0u, P2_3, P2_3_SCB1_SPI_SELECT0},
255 {1u, 0u, P2_3, P2_3_SCB1_UART_CTS},
302 {0u, 3u, P2_3, P2_3_SDHC0_CARD_DAT_3TO03},
420 {0u, 0u, P2_3, P2_3_TCPWM0_LINE_COMPL0},
421 {1u, 4u, P2_3, P2_3_TCPWM1_LINE_COMPL4},
Dcyhal_psoc6_03_68_qfn.c186 {1u, 0u, P2_3, P2_3_SCB1_SPI_SELECT0},
260 {1u, 0u, P2_3, P2_3_SCB1_SPI_SELECT0},
294 {1u, 0u, P2_3, P2_3_SCB1_UART_CTS},
349 {0u, 3u, P2_3, P2_3_SDHC0_CARD_DAT_3TO03},
483 {0u, 0u, P2_3, P2_3_TCPWM0_LINE_COMPL0},
484 {1u, 4u, P2_3, P2_3_TCPWM1_LINE_COMPL4},
Dcyhal_psoc6_04_68_qfn.c212 {1u, 0u, P2_3, P2_3_SCB1_SPI_SELECT0},
281 {1u, 0u, P2_3, P2_3_SCB1_SPI_SELECT0},
315 {1u, 0u, P2_3, P2_3_SCB1_UART_CTS},
462 {0u, 0u, P2_3, P2_3_TCPWM0_LINE_COMPL0},
463 {1u, 4u, P2_3, P2_3_TCPWM0_LINE_COMPL260},
519 {0u, 0u, P2_3, P2_3_TCPWM0_TR_ONE_CNT_IN0},
Dcyhal_psoc6_04_64_tqfp.c214 {1u, 0u, P2_3, P2_3_SCB1_SPI_SELECT0},
285 {1u, 0u, P2_3, P2_3_SCB1_SPI_SELECT0},
321 {1u, 0u, P2_3, P2_3_SCB1_UART_CTS},
469 {0u, 0u, P2_3, P2_3_TCPWM0_LINE_COMPL0},
470 {1u, 4u, P2_3, P2_3_TCPWM0_LINE_COMPL260},
527 {0u, 0u, P2_3, P2_3_TCPWM0_TR_ONE_CNT_IN0},
Dcyhal_psoc6_02_68_qfn.c232 {1u, 0u, P2_3, P2_3_SCB1_SPI_SELECT0},
316 {1u, 0u, P2_3, P2_3_SCB1_SPI_SELECT0},
356 {1u, 0u, P2_3, P2_3_SCB1_UART_CTS},
421 {0u, 3u, P2_3, P2_3_SDHC0_CARD_DAT_3TO03},
595 {0u, 7u, P2_3, P2_3_TCPWM0_LINE_COMPL7},
596 {1u, 16u, P2_3, P2_3_TCPWM1_LINE_COMPL16},
Dcyhal_psoc6_03_100_tqfp.c198 {1u, 0u, P2_3, P2_3_SCB1_SPI_SELECT0},
280 {1u, 0u, P2_3, P2_3_SCB1_SPI_SELECT0},
319 {1u, 0u, P2_3, P2_3_SCB1_UART_CTS},
378 {0u, 3u, P2_3, P2_3_SDHC0_CARD_DAT_3TO03},
524 {0u, 0u, P2_3, P2_3_TCPWM0_LINE_COMPL0},
525 {1u, 4u, P2_3, P2_3_TCPWM1_LINE_COMPL4},
Dcyhal_psoc6_04_80_tqfp.c214 {1u, 0u, P2_3, P2_3_SCB1_SPI_SELECT0},
287 {1u, 0u, P2_3, P2_3_SCB1_SPI_SELECT0},
325 {1u, 0u, P2_3, P2_3_SCB1_UART_CTS},
473 {0u, 0u, P2_3, P2_3_TCPWM0_LINE_COMPL0},
474 {1u, 4u, P2_3, P2_3_TCPWM0_LINE_COMPL260},
534 {0u, 0u, P2_3, P2_3_TCPWM0_TR_ONE_CNT_IN0},
Dcyhal_psoc6_02_100_wlcsp.c278 {1u, 0u, P2_3, P2_3_SCB1_SPI_SELECT0},
390 {1u, 0u, P2_3, P2_3_SCB1_SPI_SELECT0},
446 {1u, 0u, P2_3, P2_3_SCB1_UART_CTS},
533 {0u, 3u, P2_3, P2_3_SDHC0_CARD_DAT_3TO03},
749 {0u, 7u, P2_3, P2_3_TCPWM0_LINE_COMPL7},
750 {1u, 16u, P2_3, P2_3_TCPWM1_LINE_COMPL16},
Dcyhal_psoc6_02_124_bga.c296 {1u, 0u, P2_3, P2_3_SCB1_SPI_SELECT0},
426 {1u, 0u, P2_3, P2_3_SCB1_SPI_SELECT0},
494 {1u, 0u, P2_3, P2_3_SCB1_UART_CTS},
591 {0u, 3u, P2_3, P2_3_SDHC0_CARD_DAT_3TO03},
829 {0u, 7u, P2_3, P2_3_TCPWM0_LINE_COMPL7},
830 {1u, 16u, P2_3, P2_3_TCPWM1_LINE_COMPL16},
Dcyhal_psoc6_02_128_tqfp.c297 {1u, 0u, P2_3, P2_3_SCB1_SPI_SELECT0},
429 {1u, 0u, P2_3, P2_3_SCB1_SPI_SELECT0},
498 {1u, 0u, P2_3, P2_3_SCB1_UART_CTS},
597 {0u, 3u, P2_3, P2_3_SDHC0_CARD_DAT_3TO03},
837 {0u, 7u, P2_3, P2_3_TCPWM0_LINE_COMPL7},
838 {1u, 16u, P2_3, P2_3_TCPWM1_LINE_COMPL16},
Dcyhal_psoc6_01_124_bga.c163 {0u, 0u, P2_3, P2_3_BLESS_MXD_DPSLP_RESET_N},
402 {1u, 0u, P2_3, P2_3_SCB1_SPI_SELECT0},
532 {1u, 0u, P2_3, P2_3_SCB1_SPI_SELECT0},
600 {1u, 0u, P2_3, P2_3_SCB1_UART_CTS},
853 {0u, 7u, P2_3, P2_3_TCPWM0_LINE_COMPL7},
854 {1u, 16u, P2_3, P2_3_TCPWM1_LINE_COMPL16},
/hal_infineon-3.4.0/mtb-hal-cat1/COMPONENT_PSOC6HAL/COMPONENT_CAT1B/include/pin_packages/
Dcyhal_cyw20829_40_qfn.h66 P2_3 = CYHAL_GET_GPIO(CYHAL_PORT_2, 3), //!< Port 2 Pin 3 enumerator
Dcyhal_cyw20829_56_qfn.h73 P2_3 = CYHAL_GET_GPIO(CYHAL_PORT_2, 3), //!< Port 2 Pin 3 enumerator
/hal_infineon-3.4.0/XMCLib/drivers/inc/
Dxmc1_gpio_map.h188 #define P2_3 XMC_GPIO_PORT2, 3 macro
379 #define P2_3 XMC_GPIO_PORT2, 3 macro
503 #define P2_3 XMC_GPIO_PORT2, 3 macro
718 #define P2_3 XMC_GPIO_PORT2, 3 macro
1074 #define P2_3 XMC_GPIO_PORT2, 3 macro
1379 #define P2_3 XMC_GPIO_PORT2, 3 macro
1846 #define P2_3 XMC_GPIO_PORT2, 3 macro
2096 #define P2_3 XMC_GPIO_PORT2, 3 macro
2395 #define P2_3 XMC_GPIO_PORT2, 3 macro
2810 #define P2_3 XMC_GPIO_PORT2, 3 macro
[all …]
Dxmc4_gpio_map.h105 #define P2_3 XMC_GPIO_PORT2, 3 macro
261 #define P2_3 XMC_GPIO_PORT2, 3 macro
379 #define P2_3 XMC_GPIO_PORT2, 3 macro
529 #define P2_3 XMC_GPIO_PORT2, 3 macro
642 #define P2_3 XMC_GPIO_PORT2, 3 macro
765 #define P2_3 XMC_GPIO_PORT2, 3 macro
862 #define P2_3 XMC_GPIO_PORT2, 3 macro
1018 #define P2_3 XMC_GPIO_PORT2, 3 macro
1143 #define P2_3 XMC_GPIO_PORT2, 3 macro
1416 #define P2_3 XMC_GPIO_PORT2, 3 macro
[all …]
/hal_infineon-3.4.0/mtb-hal-cat1/COMPONENT_PSOC6HAL/COMPONENT_CAT1A/include/pin_packages/
Dcyhal_psoc6_03_49_wlcsp.h62 P2_3 = CYHAL_GET_GPIO(CYHAL_PORT_2, 3), //!< Port 2 Pin 3 enumerator
Dcyhal_psoc6_04_68_qfn.h65 P2_3 = CYHAL_GET_GPIO(CYHAL_PORT_2, 3), //!< Port 2 Pin 3 enumerator
Dcyhal_psoc6_04_80_tqfp.h69 P2_3 = CYHAL_GET_GPIO(CYHAL_PORT_2, 3), //!< Port 2 Pin 3 enumerator
Dcyhal_psoc6_03_68_qfn.h65 P2_3 = CYHAL_GET_GPIO(CYHAL_PORT_2, 3), //!< Port 2 Pin 3 enumerator
Dcyhal_psoc6_04_64_tqfp.h65 P2_3 = CYHAL_GET_GPIO(CYHAL_PORT_2, 3), //!< Port 2 Pin 3 enumerator
Dcyhal_psoc6_03_100_tqfp.h65 P2_3 = CYHAL_GET_GPIO(CYHAL_PORT_2, 3), //!< Port 2 Pin 3 enumerator
Dcyhal_psoc6_02_68_qfn.h65 P2_3 = CYHAL_GET_GPIO(CYHAL_PORT_2, 3), //!< Port 2 Pin 3 enumerator
Dcyhal_psoc6_02_100_wlcsp.h70 P2_3 = CYHAL_GET_GPIO(CYHAL_PORT_2, 3), //!< Port 2 Pin 3 enumerator
Dcyhal_psoc6_02_124_bga.h72 P2_3 = CYHAL_GET_GPIO(CYHAL_PORT_2, 3), //!< Port 2 Pin 3 enumerator
/hal_infineon-3.4.0/mtb-hal-cat1/COMPONENT_PSOC6HAL/COMPONENT_CAT1B/source/pin_packages/
Dcyhal_cyw20829_40_qfn.c274 {0u, 0u, P2_3, P2_3_SMIF_SPIHB_DATA1},

12