Searched refs:RCU_TIMER11RST (Results 1 – 10 of 10) sorted by relevance
| /hal_gigadevice-latest/gd32l23x/standard_peripheral/source/ |
| D | gd32l23x_timer.c | 73 rcu_periph_reset_enable(RCU_TIMER11RST); in timer_deinit()
74 rcu_periph_reset_disable(RCU_TIMER11RST); in timer_deinit()
|
| /hal_gigadevice-latest/gd32f4xx/standard_peripheral/source/ |
| D | gd32f4xx_timer.c | 107 rcu_periph_reset_enable(RCU_TIMER11RST); in timer_deinit()
108 rcu_periph_reset_disable(RCU_TIMER11RST); in timer_deinit()
|
| /hal_gigadevice-latest/gd32f403/standard_peripheral/source/ |
| D | gd32f403_timer.c | 95 rcu_periph_reset_enable(RCU_TIMER11RST); in timer_deinit()
96 rcu_periph_reset_disable(RCU_TIMER11RST); in timer_deinit()
|
| /hal_gigadevice-latest/gd32e50x/standard_peripheral/source/ |
| D | gd32e50x_timer.c | 111 rcu_periph_reset_enable(RCU_TIMER11RST); in timer_deinit()
112 rcu_periph_reset_disable(RCU_TIMER11RST); in timer_deinit()
|
| /hal_gigadevice-latest/gd32e10x/standard_peripheral/source/ |
| D | gd32e10x_timer.c | 111 rcu_periph_reset_enable(RCU_TIMER11RST); in timer_deinit()
112 rcu_periph_reset_disable(RCU_TIMER11RST); in timer_deinit()
|
| /hal_gigadevice-latest/gd32e10x/standard_peripheral/include/ |
| D | gd32e10x_rcu.h | 380 …RCU_TIMER11RST = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 6U), /*!< TIMER11 clock reset */ enumerator
|
| /hal_gigadevice-latest/gd32f403/standard_peripheral/include/ |
| D | gd32f403_rcu.h | 384 …RCU_TIMER11RST = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 6U), /*!< TIMER11 clock reset */ enumerator
|
| /hal_gigadevice-latest/gd32l23x/standard_peripheral/include/ |
| D | gd32l23x_rcu.h | 370 RCU_TIMER11RST = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 8U), /*!< TIMER11 reset */ enumerator
|
| /hal_gigadevice-latest/gd32f4xx/standard_peripheral/include/ |
| D | gd32f4xx_rcu.h | 689 …RCU_TIMER11RST = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 6U), /*!< TIMER11 clock reset */ enumerator
|
| /hal_gigadevice-latest/gd32e50x/standard_peripheral/include/ |
| D | gd32e50x_rcu.h | 650 …RCU_TIMER11RST = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 6U), /*!< TIMER11 clock reset */ enumerator
|
