Home
last modified time | relevance | path

Searched refs:RCU_CFG0_SCS (Results 1 – 24 of 24) sorted by relevance

/hal_gigadevice-latest/gd32f4xx/cmsis/gd/gd32f4xx/source/
Dsystem_gd32f4xx.c135 RCU_CFG0 &= ~RCU_CFG0_SCS; in SystemInit()
234 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_16m_irc16m()
277 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_hxtal()
345 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_120m_irc16m()
413 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_120m_8m_hxtal()
481 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_120m_25m_hxtal()
549 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_168m_irc16m()
613 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_168m_8m_hxtal()
681 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_168m_25m_hxtal()
749 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_200m_irc16m()
[all …]
/hal_gigadevice-latest/gd32f3x0/cmsis/gd/gd32f3x0/source/
Dsystem_gd32f3x0.c174 RCU_CFG0 &= ~(RCU_CFG0_SCS | RCU_CFG0_AHBPSC | RCU_CFG0_APB1PSC | RCU_CFG0_APB2PSC |\ in SystemInit()
265 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_8m_hxtal()
320 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_72m_hxtal()
357 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_72m_irc8m()
400 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_72m_irc48m()
454 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_84m_hxtal()
490 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_84m_irc8m()
545 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_96m_hxtal()
582 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_96m_irc8m()
626 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_96m_irc48m()
[all …]
/hal_gigadevice-latest/gd32a50x/cmsis/gd/gd32a50x/source/
Dsystem_gd32a50x.c112 RCU_CFG0 &= ~RCU_CFG0_SCS; in SystemInit()
233 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_8m_irc8m()
292 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_24m_pll_irc8m()
353 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_48m_pll_irc8m()
413 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_72m_pll_irc8m()
473 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_100m_pll_irc8m()
520 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_hxtal()
580 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_24m_pll_hxtal()
640 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_48m_pll_hxtal()
700 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_72m_pll_hxtal()
[all …]
/hal_gigadevice-latest/gd32l23x/cmsis/gd/gd32l23x/source/
Dsystem_gd32l23x.c88 RCU_CFG0 &= ~RCU_CFG0_SCS; in SystemInit()
91 RCU_CFG0 &= ~(RCU_CFG0_SCS | RCU_CFG0_AHBPSC | RCU_CFG0_APB1PSC | RCU_CFG0_APB2PSC | \ in SystemInit()
158 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_8m_hxtal()
216 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_64m_hxtal()
276 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_64m_irc16m()
301 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_16m_irc16m()
/hal_gigadevice-latest/gd32vf103/riscv/source/
Dsystem_gd32vf103.c157 RCU_CFG0 &= ~(RCU_CFG0_SCS | RCU_CFG0_AHBPSC | RCU_CFG0_APB1PSC | RCU_CFG0_APB2PSC | in SystemInit()
299 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_hxtal()
370 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_24m_hxtal()
441 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_36m_hxtal()
515 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_48m_hxtal()
587 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_56m_hxtal()
660 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_72m_hxtal()
735 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_96m_hxtal()
824 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_108m_hxtal()
880 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_48m_irc8m()
[all …]
/hal_gigadevice-latest/gd32e10x/cmsis/gd/gd32e10x/source/
Dsystem_gd32e10x.c131 RCU_CFG0 &= ~RCU_CFG0_SCS; in SystemInit()
219 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_8m_irc8m()
277 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_48m_irc8m()
334 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_72m_irc8m()
391 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_108m_irc8m()
448 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_120m_irc8m()
491 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_hxtal()
563 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_48m_hxtal()
634 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_72m_hxtal()
705 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_108m_hxtal()
[all …]
/hal_gigadevice-latest/gd32f403/cmsis/gd/gd32f403/source/
Dsystem_gd32f403.c227 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_8m_irc8m()
297 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_48m_irc8m()
366 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_72m_irc8m()
435 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_108m_irc8m()
504 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_120m_irc8m()
573 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_168m_irc8m()
648 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_168m_irc48m()
691 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_hxtal()
769 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_48m_hxtal()
846 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_72m_hxtal()
[all …]
/hal_gigadevice-latest/gd32e50x/cmsis/gd/gd32e50x/source/
Dsystem_gd32e50x.c118 RCU_CFG0 &= ~RCU_CFG0_SCS; in SystemInit()
209 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_8m_irc8m()
280 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_72m_irc8m()
350 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_120m_irc8m()
420 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_168m_irc8m()
490 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_180m_irc8m()
533 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_hxtal()
638 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_72m_hxtal()
742 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_120m_hxtal()
847 RCU_CFG0 &= ~RCU_CFG0_SCS; in system_clock_168m_hxtal()
[all …]
/hal_gigadevice-latest/gd32e50x/standard_peripheral/source/
Dgd32e50x_rcu.c75 RCU_CFG0 &= ~RCU_CFG0_SCS; in rcu_deinit()
84 RCU_CFG0 &= ~(RCU_CFG0_SCS | RCU_CFG0_AHBPSC | RCU_CFG0_APB1PSC | RCU_CFG0_APB2PSC | in rcu_deinit()
88 RCU_CFG0 &= ~(RCU_CFG0_SCS | RCU_CFG0_AHBPSC | RCU_CFG0_APB1PSC | RCU_CFG0_APB2PSC | in rcu_deinit()
92 RCU_CFG0 &= ~(RCU_CFG0_SCS | RCU_CFG0_AHBPSC | RCU_CFG0_APB1PSC | RCU_CFG0_APB2PSC | in rcu_deinit()
335 reg &= ~RCU_CFG0_SCS; in rcu_system_clock_source_config()
/hal_gigadevice-latest/gd32f4xx/standard_peripheral/source/
Dgd32f4xx_rcu.c63 RCU_CFG0 &= ~RCU_CFG0_SCS; in rcu_deinit()
70 RCU_CFG0 &= ~(RCU_CFG0_SCS | RCU_CFG0_AHBPSC | RCU_CFG0_APB1PSC | RCU_CFG0_APB2PSC | in rcu_deinit()
379 reg &= ~RCU_CFG0_SCS; in rcu_system_clock_source_config()
/hal_gigadevice-latest/gd32e10x/standard_peripheral/source/
Dgd32e10x_rcu.c74 RCU_CFG0 &= ~RCU_CFG0_SCS; in rcu_deinit()
80 RCU_CFG0 &= ~(RCU_CFG0_SCS | RCU_CFG0_AHBPSC | RCU_CFG0_APB1PSC | RCU_CFG0_APB2PSC | in rcu_deinit()
276 reg &= ~RCU_CFG0_SCS; in rcu_system_clock_source_config()
/hal_gigadevice-latest/gd32l23x/standard_peripheral/source/
Dgd32l23x_rcu.c58 RCU_CFG0 &= ~RCU_CFG0_SCS; in rcu_deinit()
61 RCU_CFG0 &= ~(RCU_CFG0_SCS | RCU_CFG0_AHBPSC | RCU_CFG0_APB1PSC | RCU_CFG0_APB2PSC | \ in rcu_deinit()
276 cksys_source &= ~RCU_CFG0_SCS; in rcu_system_clock_source_config()
/hal_gigadevice-latest/gd32vf103/standard_peripheral/source/
Dgd32vf103_rcu.c63 RCU_CFG0 &= ~(RCU_CFG0_SCS | RCU_CFG0_AHBPSC | RCU_CFG0_APB1PSC | RCU_CFG0_APB2PSC | in rcu_deinit()
250 reg &= ~RCU_CFG0_SCS; in rcu_system_clock_source_config()
/hal_gigadevice-latest/gd32a50x/standard_peripheral/source/
Dgd32a50x_rcu.c60 RCU_CFG0 &= ~RCU_CFG0_SCS; in rcu_deinit()
257 reg &= ~RCU_CFG0_SCS; in rcu_system_clock_source_config()
/hal_gigadevice-latest/gd32f403/standard_peripheral/source/
Dgd32f403_rcu.c74 RCU_CFG0 &= ~(RCU_CFG0_SCS | RCU_CFG0_AHBPSC | RCU_CFG0_APB1PSC | RCU_CFG0_APB2PSC | in rcu_deinit()
274 reg &= ~RCU_CFG0_SCS; in rcu_system_clock_source_config()
/hal_gigadevice-latest/gd32f3x0/standard_peripheral/source/
Dgd32f3x0_rcu.c61 RCU_CFG0 &= ~(RCU_CFG0_SCS | RCU_CFG0_AHBPSC | RCU_CFG0_APB1PSC | RCU_CFG0_APB2PSC |\ in rcu_deinit()
253 cksys_source &= ~RCU_CFG0_SCS; in rcu_system_clock_source_config()
/hal_gigadevice-latest/gd32e50x/standard_peripheral/include/
Dgd32e50x_rcu.h142 #define RCU_CFG0_SCS BITS(0,1) /*!< system clock switch */ macro
158 #define RCU_CFG0_SCS BITS(0,1) /*!< system clock switch */ macro
174 #define RCU_CFG0_SCS BITS(0,1) /*!< system clock switch */ macro
/hal_gigadevice-latest/gd32vf103/standard_peripheral/include/
Dgd32vf103_rcu.h79 #define RCU_CFG0_SCS BITS(0,1) /*!< system clock switch */ macro
/hal_gigadevice-latest/gd32a50x/standard_peripheral/include/
Dgd32a50x_rcu.h77 #define RCU_CFG0_SCS BITS(0,1) /*!< system clock swi… macro
/hal_gigadevice-latest/gd32f3x0/standard_peripheral/include/
Dgd32f3x0_rcu.h81 #define RCU_CFG0_SCS BITS(0,1) /*!< system clock switch */ macro
/hal_gigadevice-latest/gd32e10x/standard_peripheral/include/
Dgd32e10x_rcu.h83 #define RCU_CFG0_SCS BITS(0,1) /*!< system clock switch */ macro
/hal_gigadevice-latest/gd32f403/standard_peripheral/include/
Dgd32f403_rcu.h82 #define RCU_CFG0_SCS BITS(0,1) /*!< system clock switch */ macro
/hal_gigadevice-latest/gd32l23x/standard_peripheral/include/
Dgd32l23x_rcu.h81 #define RCU_CFG0_SCS BITS(0,1) /*!< system clock switch */ macro
/hal_gigadevice-latest/gd32f4xx/standard_peripheral/include/
Dgd32f4xx_rcu.h105 #define RCU_CFG0_SCS BITS(0,1) /*!< system clock switch */ macro