| /hal_espressif-latest/components/hal/esp32h2/include/hal/ |
| D | gpspi_flash_ll.h | 216 ctrl.faddr_quad = 1; in gpspi_flash_ll_set_read_mode()
|
| D | spi_ll.h | 599 hw->ctrl.faddr_quad = (line_mode.addr_lines == 4); in spi_ll_master_set_line_mode()
|
| /hal_espressif-latest/components/hal/esp32s3/include/hal/ |
| D | gpspi_flash_ll.h | 221 ctrl.faddr_quad = 1; in gpspi_flash_ll_set_read_mode()
|
| D | spi_ll.h | 596 hw->ctrl.faddr_quad = (line_mode.addr_lines == 4); in spi_ll_master_set_line_mode()
|
| /hal_espressif-latest/components/hal/esp32s2/include/hal/ |
| D | gpspi_flash_ll.h | 214 ctrl.faddr_quad = 1; in gpspi_flash_ll_set_read_mode()
|
| D | spi_ll.h | 558 hw->ctrl.faddr_quad = (line_mode.addr_lines == 4); in spi_ll_master_set_line_mode()
|
| /hal_espressif-latest/components/hal/esp32c6/include/hal/ |
| D | gpspi_flash_ll.h | 216 ctrl.faddr_quad = 1; in gpspi_flash_ll_set_read_mode()
|
| D | spi_ll.h | 597 hw->ctrl.faddr_quad = (line_mode.addr_lines == 4); in spi_ll_master_set_line_mode()
|
| /hal_espressif-latest/components/hal/esp32c2/include/hal/ |
| D | gpspi_flash_ll.h | 216 ctrl.faddr_quad = 1; in gpspi_flash_ll_set_read_mode()
|
| D | spi_ll.h | 593 hw->ctrl.faddr_quad = (line_mode.addr_lines == 4); in spi_ll_master_set_line_mode()
|
| /hal_espressif-latest/components/hal/esp32c3/include/hal/ |
| D | gpspi_flash_ll.h | 216 ctrl.faddr_quad = 1; in gpspi_flash_ll_set_read_mode()
|
| D | spi_ll.h | 593 hw->ctrl.faddr_quad = (line_mode.addr_lines == 4); in spi_ll_master_set_line_mode()
|
| /hal_espressif-latest/components/soc/esp32c3/include/soc/ |
| D | spi_struct.h | 31 …uint32_t faddr_quad : 1; /*Apply 4 signals during addr phase 1:enable 0: di… member
|
| D | spi_mem_struct.h | 184 …uint32_t faddr_quad: 1; /*For SPI1 address phase apply 4 signals. 1: enable 0… member
|
| /hal_espressif-latest/components/soc/esp32c2/include/soc/ |
| D | spi_struct.h | 33 …uint32_t faddr_quad : 1; /*Apply 4 signals during addr phase 1:enable 0: di… member
|
| D | spi_mem_struct.h | 185 …uint32_t faddr_quad : 1; /*For SPI0 flash, address phase apply 4 signals. 1… member
|
| /hal_espressif-latest/components/soc/esp32s3/include/soc/ |
| D | spi_struct.h | 41 …uint32_t faddr_quad : 1; /*Apply 4 signals during addr phase 1:enable 0: di… member
|
| D | spi_mem_struct.h | 195 …uint32_t faddr_quad : 1; /*When SPI0 accesses to flash, set this bit to ena… member
|
| /hal_espressif-latest/components/soc/esp32c6/include/soc/ |
| D | spi_struct.h | 253 uint32_t faddr_quad:1; member
|
| D | spi_mem_struct.h | 201 …uint32_t faddr_quad : 1; /*For SPI0 flash, address phase apply 4 signals. 1… member
|
| /hal_espressif-latest/components/soc/esp32h2/include/soc/ |
| D | spi_struct.h | 253 uint32_t faddr_quad:1; member
|
| D | spi_mem_struct.h | 202 …uint32_t faddr_quad : 1; /*For SPI0 flash, address phase apply 4 signals. 1… member
|
| /hal_espressif-latest/components/soc/esp32s2/include/soc/ |
| D | spi_mem_struct.h | 187 …uint32_t faddr_quad: 1; /*For SPI0 flash address phase apply 4 signal… member
|
| D | spi_struct.h | 32 …uint32_t faddr_quad: 1; /*Apply 4 signals during addr phase 1:enable 0: disa… member
|
