Home
last modified time | relevance | path

Searched refs:TIMG_T0_DIVCNT_RST_S (Results 1 – 4 of 4) sorted by relevance

/hal_espressif-latest/components/soc/esp32c6/include/soc/
Dtimer_group_reg.h62 #define TIMG_T0_DIVCNT_RST_M (TIMG_T0_DIVCNT_RST_V << TIMG_T0_DIVCNT_RST_S)
64 #define TIMG_T0_DIVCNT_RST_S 12 macro
/hal_espressif-latest/components/soc/esp32c2/include/soc/
Dtimer_group_reg.h59 #define TIMG_T0_DIVCNT_RST_M (TIMG_T0_DIVCNT_RST_V << TIMG_T0_DIVCNT_RST_S)
61 #define TIMG_T0_DIVCNT_RST_S 12 macro
/hal_espressif-latest/components/soc/esp32c3/include/soc/
Dtimer_group_reg.h59 #define TIMG_T0_DIVCNT_RST_M (TIMG_T0_DIVCNT_RST_V << TIMG_T0_DIVCNT_RST_S)
61 #define TIMG_T0_DIVCNT_RST_S 12 macro
/hal_espressif-latest/components/soc/esp32h2/include/soc/
Dtimer_group_reg.h62 #define TIMG_T0_DIVCNT_RST_M (TIMG_T0_DIVCNT_RST_V << TIMG_T0_DIVCNT_RST_S)
64 #define TIMG_T0_DIVCNT_RST_S 12 macro