Home
last modified time | relevance | path

Searched refs:SPI_MEM_MMU_ITEM_CONTENT_REG (Results 1 – 4 of 4) sorted by relevance

/hal_espressif-latest/components/hal/esp32c6/include/hal/
Dmmu_ll.h216 REG_WRITE(SPI_MEM_MMU_ITEM_CONTENT_REG(0), mmu_raw_value); in mmu_ll_write_entry()
232 mmu_raw_value = REG_READ(SPI_MEM_MMU_ITEM_CONTENT_REG(0)); in mmu_ll_read_entry()
253 REG_WRITE(SPI_MEM_MMU_ITEM_CONTENT_REG(0), MMU_INVALID); in mmu_ll_set_entry_invalid()
283 return (REG_READ(SPI_MEM_MMU_ITEM_CONTENT_REG(0)) & MMU_VALID) ? true : false; in mmu_ll_check_entry_valid()
333 return (REG_READ(SPI_MEM_MMU_ITEM_CONTENT_REG(0)) & MMU_VALID_VAL_MASK) << shift_code; in mmu_ll_entry_id_to_paddr_base()
354 if ((REG_READ(SPI_MEM_MMU_ITEM_CONTENT_REG(0)) & MMU_VALID_VAL_MASK) == mmu_val) { in mmu_ll_find_entry_id_based_on_map_value()
/hal_espressif-latest/components/hal/esp32h2/include/hal/
Dmmu_ll.h223 REG_WRITE(SPI_MEM_MMU_ITEM_CONTENT_REG(0), mmu_raw_value); in mmu_ll_write_entry()
240 mmu_raw_value = REG_READ(SPI_MEM_MMU_ITEM_CONTENT_REG(0)); in mmu_ll_read_entry()
260 REG_WRITE(SPI_MEM_MMU_ITEM_CONTENT_REG(0), MMU_INVALID); in mmu_ll_set_entry_invalid()
309 return (REG_READ(SPI_MEM_MMU_ITEM_CONTENT_REG(0)) & MMU_VALID) ? true : false; in mmu_ll_check_entry_valid()
359 return (REG_READ(SPI_MEM_MMU_ITEM_CONTENT_REG(0)) & MMU_VALID_VAL_MASK) << shift_code; in mmu_ll_entry_id_to_paddr_base()
380 if ((REG_READ(SPI_MEM_MMU_ITEM_CONTENT_REG(0)) & MMU_VALID_VAL_MASK) == mmu_val) { in mmu_ll_find_entry_id_based_on_map_value()
/hal_espressif-latest/components/soc/esp32c6/include/soc/
Dspi_mem_reg.h3002 #define SPI_MEM_MMU_ITEM_CONTENT_REG(i) (REG_SPI_MEM_BASE(i) + 0x37C) macro
/hal_espressif-latest/components/soc/esp32h2/include/soc/
Dspi_mem_reg.h2997 #define SPI_MEM_MMU_ITEM_CONTENT_REG(i) (REG_SPI_MEM_BASE(i) + 0x37C) macro