Searched refs:RTC_CNTL_SDIO_CONF_REG (Results 1 – 12 of 12) sorted by relevance
| /hal_espressif-latest/components/esp_hw_support/port/esp32/ |
| D | rtc_init.c | 121 uint32_t sdio_conf_reg = REG_READ(RTC_CNTL_SDIO_CONF_REG); in rtc_vddsdio_get_config()
167 REG_WRITE(RTC_CNTL_SDIO_CONF_REG, val); in rtc_vddsdio_set_config()
|
| D | rtc_sleep.c | 225 REG_CLR_BIT(RTC_CNTL_SDIO_CONF_REG, RTC_CNTL_SDIO_FORCE); in rtc_sleep_init()
226 REG_SET_FIELD(RTC_CNTL_SDIO_CONF_REG, RTC_CNTL_SDIO_PD_EN, cfg.vddsdio_pd_en); in rtc_sleep_init()
|
| /hal_espressif-latest/tools/esptool_py/esptool/targets/ |
| D | esp32.py | 76 RTC_CNTL_SDIO_CONF_REG = 0x3FF48074 variable in ESP32ROM
345 reg = self.read_reg(self.RTC_CNTL_SDIO_CONF_REG)
389 self.write_reg(self.RTC_CNTL_SDIO_CONF_REG, reg_val)
|
| /hal_espressif-latest/components/esp_hw_support/port/esp32s2/ |
| D | rtc_init.c | 188 uint32_t sdio_conf_reg = REG_READ(RTC_CNTL_SDIO_CONF_REG); in rtc_vddsdio_get_config()
228 REG_WRITE(RTC_CNTL_SDIO_CONF_REG, val); in rtc_vddsdio_set_config()
|
| D | rtc_sleep.c | 242 REG_CLR_BIT(RTC_CNTL_SDIO_CONF_REG, RTC_CNTL_SDIO_FORCE); in rtc_sleep_init()
243 REG_SET_FIELD(RTC_CNTL_SDIO_CONF_REG, RTC_CNTL_SDIO_PD_EN, cfg.vddsdio_pd_en); in rtc_sleep_init()
|
| /hal_espressif-latest/components/esp_hw_support/port/esp32c3/ |
| D | rtc_sleep.c | 237 REG_CLR_BIT(RTC_CNTL_SDIO_CONF_REG, RTC_CNTL_SDIO_FORCE); in rtc_sleep_init()
238 REG_SET_FIELD(RTC_CNTL_SDIO_CONF_REG, RTC_CNTL_SDIO_PD_EN, cfg.vddsdio_pd_en); in rtc_sleep_init()
|
| /hal_espressif-latest/components/esp_hw_support/port/esp32s3/ |
| D | rtc_sleep.c | 247 REG_CLR_BIT(RTC_CNTL_SDIO_CONF_REG, RTC_CNTL_SDIO_FORCE); in rtc_sleep_init()
248 REG_SET_FIELD(RTC_CNTL_SDIO_CONF_REG, RTC_CNTL_SDIO_PD_EN, cfg.vddsdio_pd_en); in rtc_sleep_init()
|
| D | rtc_init.c | 217 uint32_t sdio_conf_reg = REG_READ(RTC_CNTL_SDIO_CONF_REG); in rtc_vddsdio_get_config()
247 REG_WRITE(RTC_CNTL_SDIO_CONF_REG, val); in rtc_vddsdio_set_config()
|
| /hal_espressif-latest/components/soc/esp32/include/soc/ |
| D | rtc_cntl_reg.h | 975 #define RTC_CNTL_SDIO_CONF_REG (DR_REG_RTCCNTL_BASE + 0x74) macro
|
| /hal_espressif-latest/components/soc/esp32c3/include/soc/ |
| D | rtc_cntl_reg.h | 1122 #define RTC_CNTL_SDIO_CONF_REG (DR_REG_RTCCNTL_BASE + 0x0078) macro
|
| /hal_espressif-latest/components/soc/esp32s2/include/soc/ |
| D | rtc_cntl_reg.h | 1327 #define RTC_CNTL_SDIO_CONF_REG (DR_REG_RTCCNTL_BASE + 0x007C) macro
|
| /hal_espressif-latest/components/soc/esp32s3/include/soc/ |
| D | rtc_cntl_reg.h | 1431 #define RTC_CNTL_SDIO_CONF_REG (DR_REG_RTCCNTL_BASE + 0x7C) macro
|
