Home
last modified time | relevance | path

Searched refs:GDMA_INLINK_DSCR_BF0_CH0_S (Results 1 – 4 of 4) sorted by relevance

/hal_espressif-latest/components/soc/esp32c2/include/soc/
Dgdma_reg.h730 #define GDMA_INLINK_DSCR_BF0_CH0_M (GDMA_INLINK_DSCR_BF0_CH0_V << GDMA_INLINK_DSCR_BF0_CH0_S)
732 #define GDMA_INLINK_DSCR_BF0_CH0_S 0 macro
/hal_espressif-latest/components/soc/esp32c6/include/soc/
Dgdma_reg.h1605 #define GDMA_INLINK_DSCR_BF0_CH0_M (GDMA_INLINK_DSCR_BF0_CH0_V << GDMA_INLINK_DSCR_BF0_CH0_S)
1607 #define GDMA_INLINK_DSCR_BF0_CH0_S 0 macro
/hal_espressif-latest/components/soc/esp32h2/include/soc/
Dgdma_reg.h1605 #define GDMA_INLINK_DSCR_BF0_CH0_M (GDMA_INLINK_DSCR_BF0_CH0_V << GDMA_INLINK_DSCR_BF0_CH0_S)
1607 #define GDMA_INLINK_DSCR_BF0_CH0_S 0 macro
/hal_espressif-latest/components/soc/esp32s3/include/soc/
Dgdma_reg.h526 #define GDMA_INLINK_DSCR_BF0_CH0_M ((GDMA_INLINK_DSCR_BF0_CH0_V)<<(GDMA_INLINK_DSCR_BF0_CH0_S))
528 #define GDMA_INLINK_DSCR_BF0_CH0_S 0 macro