Home
last modified time | relevance | path

Searched refs:EFUSE_CONF_REG (Results 1 – 25 of 31) sorted by relevance

12

/hal_espressif-latest/tools/esptool_py/espefuse/efuse/esp32c2/
Dmem_definition.py27 EFUSE_CONF_REG = DR_REG_EFUSE_BASE + 0x8C variable in EfuseDefineRegisters
Dfields.py176 self.write_reg(self.REGS.EFUSE_CONF_REG, self.REGS.EFUSE_WRITE_OP_CODE)
184 self.write_reg(self.REGS.EFUSE_CONF_REG, self.REGS.EFUSE_READ_OP_CODE)
/hal_espressif-latest/tools/esptool_py/espefuse/efuse/esp32c61/
Dmem_definition.py27 EFUSE_CONF_REG = DR_REG_EFUSE_BASE + 0x1CC variable in EfuseDefineRegisters
Dfields.py184 self.write_reg(self.REGS.EFUSE_CONF_REG, self.REGS.EFUSE_WRITE_OP_CODE)
192 self.write_reg(self.REGS.EFUSE_CONF_REG, self.REGS.EFUSE_READ_OP_CODE)
/hal_espressif-latest/tools/esptool_py/espefuse/efuse/esp32h2beta1/
Dmem_definition.py23 EFUSE_CONF_REG = DR_REG_EFUSE_BASE + 0x1CC variable in EfuseDefineRegisters
Dfields.py184 self.write_reg(self.REGS.EFUSE_CONF_REG, self.REGS.EFUSE_WRITE_OP_CODE)
192 self.write_reg(self.REGS.EFUSE_CONF_REG, self.REGS.EFUSE_READ_OP_CODE)
/hal_espressif-latest/tools/esptool_py/espefuse/efuse/esp32p4/
Dmem_definition.py27 EFUSE_CONF_REG = DR_REG_EFUSE_BASE + 0x1CC variable in EfuseDefineRegisters
Dfields.py185 self.write_reg(self.REGS.EFUSE_CONF_REG, self.REGS.EFUSE_WRITE_OP_CODE)
193 self.write_reg(self.REGS.EFUSE_CONF_REG, self.REGS.EFUSE_READ_OP_CODE)
/hal_espressif-latest/tools/esptool_py/espefuse/efuse/esp32c5/
Dmem_definition.py27 EFUSE_CONF_REG = DR_REG_EFUSE_BASE + 0x1CC variable in EfuseDefineRegisters
Dfields.py184 self.write_reg(self.REGS.EFUSE_CONF_REG, self.REGS.EFUSE_WRITE_OP_CODE)
192 self.write_reg(self.REGS.EFUSE_CONF_REG, self.REGS.EFUSE_READ_OP_CODE)
/hal_espressif-latest/tools/esptool_py/espefuse/efuse/esp32c5beta3/
Dmem_definition.py27 EFUSE_CONF_REG = DR_REG_EFUSE_BASE + 0x1CC variable in EfuseDefineRegisters
Dfields.py184 self.write_reg(self.REGS.EFUSE_CONF_REG, self.REGS.EFUSE_WRITE_OP_CODE)
192 self.write_reg(self.REGS.EFUSE_CONF_REG, self.REGS.EFUSE_READ_OP_CODE)
/hal_espressif-latest/tools/esptool_py/espefuse/efuse/esp32c6/
Dmem_definition.py27 EFUSE_CONF_REG = DR_REG_EFUSE_BASE + 0x1CC variable in EfuseDefineRegisters
Dfields.py184 self.write_reg(self.REGS.EFUSE_CONF_REG, self.REGS.EFUSE_WRITE_OP_CODE)
192 self.write_reg(self.REGS.EFUSE_CONF_REG, self.REGS.EFUSE_READ_OP_CODE)
/hal_espressif-latest/tools/esptool_py/espefuse/efuse/esp32h2/
Dmem_definition.py27 EFUSE_CONF_REG = DR_REG_EFUSE_BASE + 0x1CC variable in EfuseDefineRegisters
Dfields.py184 self.write_reg(self.REGS.EFUSE_CONF_REG, self.REGS.EFUSE_WRITE_OP_CODE)
192 self.write_reg(self.REGS.EFUSE_CONF_REG, self.REGS.EFUSE_READ_OP_CODE)
/hal_espressif-latest/tools/esptool_py/espefuse/efuse/esp32s3/
Dmem_definition.py28 EFUSE_CONF_REG = DR_REG_EFUSE_BASE + 0x1CC variable in EfuseDefineRegisters
Dfields.py184 self.write_reg(self.REGS.EFUSE_CONF_REG, self.REGS.EFUSE_WRITE_OP_CODE)
192 self.write_reg(self.REGS.EFUSE_CONF_REG, self.REGS.EFUSE_READ_OP_CODE)
/hal_espressif-latest/tools/esptool_py/espefuse/efuse/esp32c3/
Dmem_definition.py27 EFUSE_CONF_REG = DR_REG_EFUSE_BASE + 0x1CC variable in EfuseDefineRegisters
Dfields.py184 self.write_reg(self.REGS.EFUSE_CONF_REG, self.REGS.EFUSE_WRITE_OP_CODE)
192 self.write_reg(self.REGS.EFUSE_CONF_REG, self.REGS.EFUSE_READ_OP_CODE)
/hal_espressif-latest/tools/esptool_py/espefuse/efuse/esp32s3beta2/
Dmem_definition.py28 EFUSE_CONF_REG = DR_REG_EFUSE_BASE + 0x1CC variable in EfuseDefineRegisters
Dfields.py184 self.write_reg(self.REGS.EFUSE_CONF_REG, self.REGS.EFUSE_WRITE_OP_CODE)
192 self.write_reg(self.REGS.EFUSE_CONF_REG, self.REGS.EFUSE_READ_OP_CODE)
/hal_espressif-latest/tools/esptool_py/espefuse/efuse/esp32s2/
Dmem_definition.py27 EFUSE_CONF_REG = DR_REG_EFUSE_BASE + 0x1CC variable in EfuseDefineRegisters
Dfields.py184 self.write_reg(self.REGS.EFUSE_CONF_REG, self.REGS.EFUSE_WRITE_OP_CODE)
192 self.write_reg(self.REGS.EFUSE_CONF_REG, self.REGS.EFUSE_READ_OP_CODE)
/hal_espressif-latest/components/soc/esp32c2/include/soc/
Defuse_reg.h901 #define EFUSE_CONF_REG (DR_REG_EFUSE_BASE + 0x8c) macro

12