Searched refs:DRAM_ATTR (Results 1 – 25 of 43) sorted by relevance
12
39 static DRAM_ATTR int s_rtc_isr_handler_list_lock;44 static DRAM_ATTR uint32_t rtc_intr_cache;45 static DRAM_ATTR uint32_t rtc_intr_enabled;46 static DRAM_ATTR int rtc_isr_cpu = NOT_REGISTERED; // Unused number63 static DRAM_ATTR SLIST_HEAD(rtc_isr_handler_list_, rtc_isr_handler_) s_rtc_isr_handler_list =
21 static DRAM_ATTR __attribute__((unused)) const char *TAG = "REGI2C";72 static DRAM_ATTR uint8_t reg_val[REGI2C_ANA_CALI_BYTE_NUM];
42 static DRAM_ATTR spi_noos_arg_t spi_arg = { 0 };48 static DRAM_ATTR spi_noos_arg_t spi_arg = { 0 };98 const DRAM_ATTR esp_flash_os_functions_t esp_flash_noos_functions = {
76 const DRAM_ATTR spi_flash_guard_funcs_t g_flash_guard_default_ops = {81 const DRAM_ATTR spi_flash_guard_funcs_t g_flash_guard_no_os_ops = {
27 DRAM_ATTR const static flash_chip_dummy_t default_flash_chip_dummy = {36 DRAM_ATTR const static flash_chip_dummy_t hpm_flash_chip_dummy = {46 DRAM_ATTR flash_chip_dummy_t *rom_flash_chip_dummy = (flash_chip_dummy_t *)&default_flash_chip_dumm…48 DRAM_ATTR flash_chip_dummy_t *rom_flash_chip_dummy_hpm = (flash_chip_dummy_t *)&hpm_flash_chip_dumm…51 DRAM_ATTR static spi_flash_encryption_t esp_flash_encryption_default __attribute__((__unused__)) = {72 const DRAM_ATTR flash_chip_op_timeout_t spi_flash_chip_generic_timeout = {
224 static DRAM_ATTR app_func_arg_t main_flash_arg = {};227 static const DRAM_ATTR esp_flash_os_functions_t esp_flash_spi1_default_os_functions = {
26 #define DRAM_ATTR _SECTION_ATTR_IMPL(".dram1", __COUNTER__) macro55 #define DMA_ATTR WORD_ALIGNED_ATTR DRAM_ATTR62 #define DRAM_STR(str) (__extension__({static const DRAM_ATTR char __c[] = (str); (const char *)&__c…
330 static DRAM_ATTR struct osi_funcs_t *osi_funcs_p;333 static DRAM_ATTR esp_bt_controller_status_t btdm_controller_status = ESP_BT_CONTROLLER_STATUS_IDLE;336 static DRAM_ATTR btdm_lpcntl_t s_lp_cntl;338 static DRAM_ATTR btdm_lpstat_t s_lp_stat;340 static DRAM_ATTR uint32_t btdm_lpcycle_us = 0;342 static DRAM_ATTR uint8_t btdm_lpcycle_us_frac = 0;344 static DRAM_ATTR esp_timer_handle_t s_btdm_slp_tmr;346 static DRAM_ATTR int bt_interrupt_source;354 static DRAM_ATTR uint8_t btdm_lpclk_sel;355 static DRAM_ATTR struct k_sem *s_wakeup_req_sem = NULL;
427 static DRAM_ATTR struct osi_funcs_t *osi_funcs_p;431 static DRAM_ATTR int64_t s_time_phy_rf_just_enabled = 0;432 static DRAM_ATTR esp_bt_controller_status_t btdm_controller_status = ESP_BT_CONTROLLER_STATUS_IDLE;434 static DRAM_ATTR portMUX_TYPE global_int_mux = portMUX_INITIALIZER_UNLOCKED;437 static DRAM_ATTR uint32_t btdm_lpcycle_us = 0;438 static DRAM_ATTR uint8_t btdm_lpcycle_us_frac = 0; // number of fractional bit for btdm_lpcycle_us442 static DRAM_ATTR uint8_t btdm_lpclk_sel;445 static DRAM_ATTR QueueHandle_t s_wakeup_req_sem = NULL;447 static DRAM_ATTR esp_timer_handle_t s_btdm_slp_tmr;448 static DRAM_ATTR esp_pm_lock_handle_t s_pm_lock;[all …]
52 static DRAM_ATTR hli_handler_info_t s_hli_handlers[HLI_MAX_HANDLERS];118 static DRAM_ATTR struct hli_queue_t *s_meta_queue_ptr = NULL;143 static DRAM_ATTR char scratch[HLI_QUEUE_MAX_ELEM_SIZE]; in queue_isr_handler()
28 static DRAM_ATTR StaticSemaphore_t s_ipc_mutex_buffer[portNUM_PROCESSORS];29 static DRAM_ATTR StaticSemaphore_t s_ipc_ack_buffer[portNUM_PROCESSORS];
379 static DRAM_ATTR struct osi_funcs_t *osi_funcs_p;382 static DRAM_ATTR esp_bt_controller_status_t btdm_controller_status = ESP_BT_CONTROLLER_STATUS_IDLE;384 static DRAM_ATTR portMUX_TYPE global_int_mux = portMUX_INITIALIZER_UNLOCKED;387 static DRAM_ATTR btdm_lpcntl_t s_lp_cntl;389 static DRAM_ATTR btdm_lpstat_t s_lp_stat;391 static DRAM_ATTR uint32_t btdm_lpcycle_us = 0;393 static DRAM_ATTR uint8_t btdm_lpcycle_us_frac = 0;395 static DRAM_ATTR QueueHandle_t s_wakeup_req_sem = NULL;397 static DRAM_ATTR esp_timer_handle_t s_btdm_slp_tmr;400 static DRAM_ATTR esp_pm_lock_handle_t s_pm_lock;[all …]
331 static DRAM_ATTR struct osi_funcs_t *osi_funcs_p;334 static DRAM_ATTR esp_bt_controller_status_t btdm_controller_status = ESP_BT_CONTROLLER_STATUS_IDLE;337 static DRAM_ATTR btdm_lpcntl_t s_lp_cntl;339 static DRAM_ATTR btdm_lpstat_t s_lp_stat;341 static DRAM_ATTR uint32_t btdm_lpcycle_us = 0;343 static DRAM_ATTR uint8_t btdm_lpcycle_us_frac = 0;345 static DRAM_ATTR esp_timer_handle_t s_btdm_slp_tmr;347 static DRAM_ATTR int bt_interrupt_source;355 static DRAM_ATTR struct k_sem *s_wakeup_req_sem = NULL;
14 static DRAM_ATTR portMUX_TYPE s_phy_int_mux = portMUX_INITIALIZER_UNLOCKED;
15 static DRAM_ATTR struct {
53 DRAM_ATTR const uint8_t GPIO_PIN_MUX_REG_OFFSET[] = {
46 static DRAM_ATTR bool diff_res;47 static DRAM_ATTR uint32_t s_check_times = 0;
17 static const int DRAM_ATTR s_trace_io[] = {
76 static DRAM_ATTR lldesc_t s_dma_descr_input;77 static DRAM_ATTR lldesc_t s_dma_descr_buf;
40 static DRAM_ATTR pmu_hal_context_t pmu_hal = { .dev = &PMU }; in PMU_instance()41 static DRAM_ATTR pmu_sleep_machine_constant_t pmu_mc = PMU_SLEEP_MC_DEFAULT(); in PMU_instance()42 static DRAM_ATTR pmu_context_t pmu_context = { .hal = &pmu_hal, .mc = (void *)&pmu_mc }; in PMU_instance()
39 static DRAM_ATTR pmu_hal_context_t pmu_hal = { .dev = &PMU }; in PMU_instance()40 static DRAM_ATTR pmu_sleep_machine_constant_t pmu_mc = PMU_SLEEP_MC_DEFAULT(); in PMU_instance()41 static DRAM_ATTR pmu_context_t pmu_context = { .hal = &pmu_hal, .mc = (void *)&pmu_mc }; in PMU_instance()
351 static DRAM_ATTR struct osi_funcs_t *osi_funcs_p;355 static DRAM_ATTR int64_t s_time_phy_rf_just_enabled = 0;356 static DRAM_ATTR esp_bt_controller_status_t btdm_controller_status = ESP_BT_CONTROLLER_STATUS_IDLE;366 static DRAM_ATTR uint32_t btdm_lpcycle_us = 0;368 static DRAM_ATTR uint8_t btdm_lpcycle_us_frac = 0;372 static DRAM_ATTR uint8_t btdm_lpclk_sel;375 static DRAM_ATTR struct k_sem *s_wakeup_req_sem = NULL;
75 static DRAM_ATTR test_adc_iram_ctx_t isr_test_ctx = {};211 static DRAM_ATTR test_adc_iram_ctx_t isr_test_ctx = {};
26 static DRAM_ATTR gpio_slp_mode_cfg_t gpio_cfg; in gpio_hal_sleep_mode_setup_wrapper()
109 static DRAM_ATTR lldesc_t s_stream_in_desc;110 static DRAM_ATTR lldesc_t s_stream_out_desc;111 static DRAM_ATTR uint8_t s_stream_in[AES_BLOCK_BYTES];112 static DRAM_ATTR uint8_t s_stream_out[AES_BLOCK_BYTES];