Home
last modified time | relevance | path

Searched refs:SYSTEM_CORE_RST_EN_REG (Results 1 – 6 of 6) sorted by relevance

/hal_espressif-3.6.0/components/hal/esp32s3/include/hal/
Dclk_gate_ll.h233 return SYSTEM_CORE_RST_EN_REG; in periph_ll_get_rst_en_reg()
264 DPORT_CLEAR_PERI_REG_MASK(SYSTEM_CORE_RST_EN_REG, 0); in periph_ll_wifi_bt_module_enable_clk_clear_rst()
270 DPORT_SET_PERI_REG_MASK(SYSTEM_CORE_RST_EN_REG, 0); in periph_ll_wifi_bt_module_disable_clk_set_rst()
288 DPORT_CLEAR_PERI_REG_MASK(SYSTEM_CORE_RST_EN_REG, 0); in periph_ll_wifi_module_enable_clk_clear_rst()
294 DPORT_SET_PERI_REG_MASK(SYSTEM_CORE_RST_EN_REG, 0); in periph_ll_wifi_module_disable_clk_set_rst()
/hal_espressif-3.6.0/components/hal/esp32c3/include/hal/
Dclk_gate_ll.h218 DPORT_CLEAR_PERI_REG_MASK(SYSTEM_CORE_RST_EN_REG, 0); in periph_ll_wifi_bt_module_enable_clk_clear_rst()
224 DPORT_SET_PERI_REG_MASK(SYSTEM_CORE_RST_EN_REG, 0); in periph_ll_wifi_bt_module_disable_clk_set_rst()
242 DPORT_CLEAR_PERI_REG_MASK(SYSTEM_CORE_RST_EN_REG, 0); in periph_ll_wifi_module_enable_clk_clear_rst()
248 DPORT_SET_PERI_REG_MASK(SYSTEM_CORE_RST_EN_REG, 0); in periph_ll_wifi_module_disable_clk_set_rst()
/hal_espressif-3.6.0/components/esp_system/port/soc/esp32c3/
Dsystem_internal.c97 SET_PERI_REG_MASK(SYSTEM_CORE_RST_EN_REG, in esp_restart_noos()
105 REG_WRITE(SYSTEM_CORE_RST_EN_REG, 0); in esp_restart_noos()
/hal_espressif-3.6.0/components/esp_system/port/soc/esp32s3/
Dsystem_internal.c97 SET_PERI_REG_MASK(SYSTEM_CORE_RST_EN_REG, in esp_restart_noos()
102 REG_WRITE(SYSTEM_CORE_RST_EN_REG, 0); in esp_restart_noos()
/hal_espressif-3.6.0/components/soc/esp32c3/include/soc/
Dsyscon_reg.h202 #define SYSTEM_CORE_RST_EN_REG SYSTEM_WIFI_RST_EN_REG macro
/hal_espressif-3.6.0/components/soc/esp32s3/include/soc/
Dsyscon_reg.h203 #define SYSTEM_CORE_RST_EN_REG SYSTEM_WIFI_RST_EN_REG macro